Transition Skew Coding for global on-chip interconnect

被引：4
|
作者：
Akl, Charbel J. [1 ]
Bayoumi, Magdy A. [1 ]
机构：
[1] Univ Louisiana Lafayette, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2008年 / 16卷 / 08期
关键词：
crosstalk; power; repeater; routing; wire;
D O I：
10.1109/TVLSI.2008.2000596
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents new simulation results of the previously proposed Transition Skew Coding (TSC) for global on-chip interconnects. Considering 2-GHz global clock frequency at the 90-nm node, we show that TSC can be applied to broad range of wire length on both semiglobal and global metal layers, while maintaining its energy efficiency and its advantages in terms of crosstalk reduction and signal integrity, and wiring and repeater area minimization.
引用
收藏
页码：1091 / 1096
页数：6
相关论文
共 50 条
  • [21] On-chip switched optical waveguide interconnect
    Tang, YJ
    Tang, SN
    Lin, JB
    Colegrove, J
    Craig, DM
    OPTOELECTRONIC DEVICES AND INTEGRATION, PTS 1 AND 2, 2005, 5644 : 165 - 171
  • [22] Future on-chip interconnect metallization and electromigration
    Hu, C-K
    Kelly, J.
    Huang, H.
    Motoyama, K.
    Shobha, H.
    Ostrovski, Y.
    Chen, J. H-C
    Patlolla, R.
    Peethala, B.
    Adusumilli, P.
    Spooner, T.
    Quon, R.
    Gignac, L. M.
    Breslin, C.
    Lian, G.
    Ali, M.
    Benedict, J.
    Lin, X. S.
    Smith, S.
    Kamineni, V
    Zhang, X.
    Mont, F.
    Siddiqui, S.
    Baumann, F.
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [23] On-chip interconnect modeling by wire duplication
    Zhong, GA
    Koh, CK
    Roy, K
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 341 - 346
  • [24] Physical planning of on-chip interconnect Architectures
    Chen, HY
    Bo, Y
    Feng, Z
    Cheng, CK
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 30 - 35
  • [25] On-chip interconnect modeling by wire duplication
    Zhong, G
    Koh, CK
    Roy, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1521 - 1532
  • [26] Methodologies and tools for pipelined on-chip interconnect
    Scheffer, L
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 152 - 157
  • [27] Sensitivity of interconnect delay to on-chip inductance
    Ismail, YI
    Freidman, EG
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 403 - 406
  • [28] Shielding effect of on-chip interconnect inductance
    El-Moursy, MA
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (03) : 396 - 400
  • [29] Scaling Optical Communication for On-Chip Interconnect
    Binggeli, Mat
    Li, Feng
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 1178 - 1183
  • [30] A Pre-emphasis Circuit Design for High Speed On-Chip Global Interconnect
    Jiang, Jian-Fei
    Sheng, Wei-Guang
    Mao, Zhi-gang
    He, Wei-feng
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
12345