Transition Skew Coding for global on-chip interconnect

被引:4
|
作者
Akl, Charbel J. [1 ]
Bayoumi, Magdy A. [1 ]
机构
[1] Univ Louisiana Lafayette, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
关键词
crosstalk; power; repeater; routing; wire;
D O I
10.1109/TVLSI.2008.2000596
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents new simulation results of the previously proposed Transition Skew Coding (TSC) for global on-chip interconnects. Considering 2-GHz global clock frequency at the 90-nm node, we show that TSC can be applied to broad range of wire length on both semiglobal and global metal layers, while maintaining its energy efficiency and its advantages in terms of crosstalk reduction and signal integrity, and wiring and repeater area minimization.
引用
收藏
页码:1091 / 1096
页数:6
相关论文
共 50 条
  • [1] Transition skew coding: A power and area efficient encoding technique for global on-chip interconnects
    Akl, Charbel J.
    Bayoumi, Magdy A.
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 696 - +
  • [2] Non-Overlapping Transition Encoding for Global On-Chip Interconnect
    Guo, Xiaofei
    Lin, Shunting
    Refai, Wael
    Rose, Garrett S.
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 255 - 258
  • [3] Well-behaved global on-chip interconnect
    Caputa, P
    Svensson, C
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (02) : 318 - 323
  • [4] Global interconnect optimization in the presence of on-chip inductance
    Roy, Abinash
    Chowdhury, Masud H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 885 - 888
  • [5] Wave-pipelined on-chip global interconnect
    Zhang, Lizheng
    Hu, Yuhen
    Chen, Charlie Chung-Ping
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 127 - 132
  • [6] Design Optimization for AC Coupled On-chip Global Interconnect
    Liang, Lianfei
    Wang, Qin
    He, Weifeng
    Zeng, Xiaoyang
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1521 - 1523
  • [7] On-Chip Optical Interconnect
    Ohashi, Keishi
    Nishi, Kenichi
    Shimizu, Takanori
    Nakada, Masafumi
    Fujikata, Junichi
    Ushida, Jun
    Torii, Sunao
    Nose, Koichi
    Mizuno, Masayuki
    Yukawa, Hiroaki
    Kinoshita, Masao
    Suzuki, Nobuo
    Gomyo, Akiko
    Ishi, Tsutomu
    Okamoto, Daisuke
    Furue, Katsuya
    Ueno, Toshihide
    Tsuchizawa, Tai
    Watanabe, Toshifumi
    Yamada, Koji
    Itabashi, Sei-ichi
    Akedo, Jun
    PROCEEDINGS OF THE IEEE, 2009, 97 (07) : 1186 - 1198
  • [8] Accurate Crosstalk Analysis for RLCG On-Chip VLSI Global Interconnect
    Maheshwari, Vikas
    Jha, Samir K.
    Khare, K.
    Kar, R.
    Mandal, D.
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 281 - 286
  • [9] A multiconductor transmission line methodology for global on-chip interconnect modeling and analysis
    Elfadel, IM
    Deutsch, A
    Smith, HH
    Rubin, BJ
    Kopcsay, GV
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01): : 71 - 78
  • [10] Compact Performance Models and Comparisons for Gigascale On-Chip Global Interconnect Technologies
    Koo, Kyung-Hoae
    Kapur, Pawan
    Saraswat, Krishna C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 1787 - 1798