CORDIC Iterations Based Architecture for Low Power and High Quality DCT

被引：0
|
作者：
Leavline, E. Jebamalar [1 ]
Megala, S. [1 ]
Singh, D. Asir Antony Gnana [2 ]
机构：
[1] Anna Univ, Bharathidasan Inst Technol, Dept ECE, Tiruchirappalli 24, Tamil Nadu, India
[2] Anna Univ, Bharathidasan Inst Technol, Dept CSE, Tiruchirappalli 24, Tamil Nadu, India
来源：
2014 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION TECHNOLOGY (ICRTIT) | 2014年
关键词：
Coordinate rotation digital computer (CORDIC); Discrete Cosine Transform (DCT); Low power reconfigurable architecture;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Discrete Cosine Transform (DCT) is widely used in image and video compression standards. This paper presents low-power co-ordinate rotation digital computer (CORDIC) based reconfigurable architecture for discrete cosine transform (DCT). All the computations in DCT are not equally important in generating the frequency domain output. Considering the important difference in the DCT coefficients the number of CORDIC iterations can be dynamically changed to reduce the power of consumption with improved image quality. The proposed CORDIC based 2D DCT architecture is simulated using Modelsim and the experimental results show that our reconfigurable DCT achieves power savings with improved image quality.
引用
收藏
页数：5
相关论文
共 50 条
  • [31] CORDIC based Novel Energy-efficient approximate DCT architecture for Error-resilient Applications
    Nawandar, Neha K.
    Satpute, Vishal R.
    2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2016, : 655 - 660
  • [32] A cordic-based architecture for high performance decimal calculations
    Sanchez, Jose L.
    Jimeno, Antonio
    Mora, Higinio
    Mora, Jeronimo
    Pujol, Francisco
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 1951 - 1956
  • [33] A CORDIC Based Design Technique for Efficient Computation of DCT
    Muchahary, Deboraj
    Mandal, Abir J.
    Majumder, Alak
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 484 - 489
  • [34] A Low-Power and High-PSNR Unified DCT/IDCT Architecture Based on EARC and Enhanced Scale Factor Approximation
    Zhang, Jianfeng
    Shi, Wei
    Zhou, Li
    Gong, Rui
    Wang, Lei
    Zhou, Hongwei
    IEEE ACCESS, 2019, 7 : 165684 - 165691
  • [35] Power and area efficient CORDIC-Based DCT using direct realization of decomposed matrix
    Shabani, Ahmad
    Timarchi, Somayeh
    Mahdavi, Hossein
    MICROELECTRONICS JOURNAL, 2019, 91 : 11 - 21
  • [36] DCT based high quality image compression
    Ponomarenko, N
    Lukin, V
    Egiazarian, K
    Astola, J
    IMAGE ANALYSIS, PROCEEDINGS, 2005, 3540 : 1177 - 1185
  • [37] CORDIC based fast algorithm for power-of-two point DCT and its efficient VLSI implementation
    Huang, Hai
    Xiao, Liyi
    MICROELECTRONICS JOURNAL, 2014, 45 (11) : 1480 - 1488
  • [38] CORDIC Based Fast Radix-2 DCT Algorithm
    Huang, Hai
    Xiao, Liyi
    IEEE SIGNAL PROCESSING LETTERS, 2013, 20 (05) : 483 - 486
  • [39] Low Power Unrolled CORDIC Architectures
    Nilsson, Peter
    Sun, Yuhang
    Gangarajaiah, Rakesh
    Hertz, Erik
    2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,
  • [40] Low-Power and High-Throughput Approximate 4x4 DCT Hardware Architecture
    Leme, Mateus
    Braatz, Luciano
    Palomino, Daniel
    Agostini, Luciano
    Porto, Marcelo
    2019 IEEE 10TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2019, : 245 - 248
12345