CORDIC Iterations Based Architecture for Low Power and High Quality DCT

被引：0

作者：

Leavline, E. Jebamalar ^{[1
]}

Megala, S. ^{[1
]}

Singh, D. Asir Antony Gnana ^{[2
]}

机构：

[1] Anna Univ, Bharathidasan Inst Technol, Dept ECE, Tiruchirappalli 24, Tamil Nadu, India

[2] Anna Univ, Bharathidasan Inst Technol, Dept CSE, Tiruchirappalli 24, Tamil Nadu, India

来源：

2014 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION TECHNOLOGY (ICRTIT) | 2014年

关键词：

Coordinate rotation digital computer (CORDIC); Discrete Cosine Transform (DCT); Low power reconfigurable architecture;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Discrete Cosine Transform (DCT) is widely used in image and video compression standards. This paper presents low-power co-ordinate rotation digital computer (CORDIC) based reconfigurable architecture for discrete cosine transform (DCT). All the computations in DCT are not equally important in generating the frequency domain output. Considering the important difference in the DCT coefficients the number of CORDIC iterations can be dynamically changed to reduce the power of consumption with improved image quality. The proposed CORDIC based 2D DCT architecture is simulated using Modelsim and the experimental results show that our reconfigurable DCT achieves power savings with improved image quality.

引用

页数：5

共 50 条

[21] A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption
Park, Jongsun
Roy, Kaushik
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (03): : 399 - 410
[22] Low complexity and efficient architecture of 1D-DCT based Cordic-Loeffler for Wireless Endoscopy Capsule
Jarray, N.
Elhaji, M.
Zitouni, A.
2015 IEEE 12TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2015,
[23] Process variation tolerant low power DCT architecture
Banerjee, Nilanjan
Karakonstantis, Georgios
Roy, Kaushik
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 630 - 635
[24] Low power small area high performance 2D-DCT architecture
Rizk, Mohamed R. M.
Ammar, Mostafa
IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 120 - 125
[25] Area Efficient VLSI Architecture for DCT using Modified CORDIC Algorithm
Ranji, Aarti
Fatima, Nashrah
Rawat, Paresh
IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGICAL TRENDS IN COMPUTING, COMMUNICATIONS AND ELECTRICAL ENGINEERING (ICETT), 2016,
[26] Towards Low Power Approximate DCT Architecture for HEVC Standard
Vasicek, Zdenek
Mrazek, Vojtech
Sekanina, Lukas
PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1576 - 1581
[27] A Low-Power, High-Speed DCT architecture for image compression: principle and implementation
Jridi, M.
Alfalou, A.
PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 304 - 309
[28] California scan architecture for high quality and low power testing
Cho, Kyoung Youn
Mitra, Subhasish
McCluskey, Edward J.
2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 687 - 696
[29] Low Power and Memory Efficient FFT Architecture Using Modified CORDIC Algorithm
Malashri, A.
Paramasivam, C.
2013 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2013, : 1041 - 1046
[30] Low Power and Area Efficient DCT Architecture for Low Bit Rate Communication
Siddiqui, Muhammad Faisal
Riaz, Raja Ali
Naqvi, Syed Saud
PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (08): : 216 - 219

← 1 2 3 4 5 →