Multiplexed quantum transport using commercial off-the-shelf CMOS at sub-kelvin temperatures

被引:30
作者
Wuetz, B. Paquelet [1 ,2 ]
Bavdaz, P. L. [1 ,2 ]
Yeoh, L. A. [1 ,2 ]
Schouten, R. [1 ]
van der Does, H. [1 ]
Tiggelman, M. [1 ]
Sabbagh, D. [1 ,2 ]
Sammak, A. [3 ,4 ]
Almudever, C. G. [5 ,6 ]
Sebastiano, F. [1 ,2 ]
Clarke, J. S. [7 ]
Veldhorst, M. [1 ,2 ]
Scappucci, G. [1 ,2 ]
机构
[1] Delft Univ Technol, QuTech, POB 5046, NL-2600 GA Delft, Netherlands
[2] Delft Univ Technol, Kavli Inst Nanosci, POB 5046, NL-2600 GA Delft, Netherlands
[3] QuTech, Stieltjesweg 1, NL-2628 CK Delft, Netherlands
[4] TNO, Stieltjesweg 1, NL-2628 CK Delft, Netherlands
[5] Delft Univ Technol, QuTech, POB 5046, NL-2600 GA Delft, Netherlands
[6] Delft Univ Technol, Comp Architecture Lab, POB 5046, NL-2600 GA Delft, Netherlands
[7] Intel Corp, Components Res, 2501 NW 229th Ave, Hillsboro, OR 97124 USA
关键词
LOGIC;
D O I
10.1038/s41534-020-0274-4
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Continuing advancements in quantum information processing have caused a paradigm shift from research mainly focused on testing the reality of quantum mechanics to engineering qubit devices with numbers required for practical quantum computation. One of the major challenges in scaling toward large-scale solid-state systems is the limited input/output (I/O) connectors present in cryostats operating at sub-kelvin temperatures required to execute quantum logic with high fidelity. This interconnect bottleneck is equally present in the device fabrication-measurement cycle, which requires high-throughput and cryogenic characterization to develop quantum processors. Here we multiplex quantum transport of two-dimensional electron gases at sub-kelvin temperatures. We use commercial off-the-shelf CMOS multiplexers to achieve an order of magnitude increase in the number of wires. Exploiting this technology, we accelerate the development of 300 mm epitaxial wafers manufactured in an industrial CMOS fab and report a remarkable electron mobility of (3.9 +/- 0.6) x 10(5) cm(2)/Vs and percolation density of (6.9 +/- 0.4) x 10(10) cm(-2), representing a key step toward large silicon qubit arrays. We envision that the demonstration will inspire the development of cryogenic electronics for quantum information, and because of the simplicity of assembly and versatility, we foresee widespread use of similar cryo-CMOS circuits for high-throughput quantum measurements and control of quantum engineered systems.
引用
收藏
页数:8
相关论文
共 36 条
  • [1] Spatial mapping and statistical reproducibility of an array of 256 one-dimensional quantum wires
    Al-Taie, H.
    Smith, L. W.
    Lesage, A. A. J.
    See, P.
    Griffiths, J. P.
    Beere, H. E.
    Jones, G. A. C.
    Ritchie, D. A.
    Kelly, M. J.
    Smith, C. G.
    [J]. JOURNAL OF APPLIED PHYSICS, 2015, 118 (07)
  • [2] Cryogenic on-chip multiplexer for the study of quantum transport in 256 split-gate devices
    Al-Taie, H.
    Smith, L. W.
    Xu, B.
    See, P.
    Griffiths, J. P.
    Beere, H. E.
    Jones, G. A. C.
    Ritchie, D. A.
    Kelly, M. J.
    Smith, C. G.
    [J]. APPLIED PHYSICS LETTERS, 2013, 102 (24)
  • [3] Bluefors, 2019, CRYOG WAF PROB
  • [4] Clarke JS, 2016, INT EL DEVICES MEET
  • [5] Mobility versus quality in two-dimensional semiconductor structures
    Das Sarma, S.
    Hwang, E. H.
    [J]. PHYSICAL REVIEW B, 2014, 90 (03):
  • [6] Rent's rule and extensibility in quantum computing
    Franke, D. P.
    Clarke, J. S.
    Vandersypen, L. M. K.
    Veldhorst, M.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2019, 67 : 1 - 7
  • [7] Annealing shallow Si/SiO2 interface traps in electron-beam irradiated high-mobility metal-oxide-silicon transistors
    Kim, J. -S.
    Tyryshkin, A. M.
    Lyon, S. A.
    [J]. APPLIED PHYSICS LETTERS, 2017, 110 (12)
  • [8] PIN VERSUS BLOCK RELATIONSHIP FOR PARTITIONS OF LOGIC GRAPHS
    LANDMAN, BS
    RUSSO, RL
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (12) : 1469 - &
  • [9] Microminiature packaging and integrated circuitry: The work of E. F. Rent, with an application to on-chip interconnection requirements
    Lanzerotti, MY
    Fiorenza, G
    Rand, RA
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2005, 49 (4-5) : 777 - 803
  • [10] Scattering mechanisms in shallow undoped Si/SiGe quantum wells
    Laroche, D.
    Huang, S. -H.
    Nielsen, E.
    Chuang, Y.
    Li, J. -Y.
    Liu, C. W.
    Lu, T. M.
    [J]. AIP ADVANCES, 2015, 5 (10):