Optimization of EUV mask structures for mitigating the forbidden pitch in 5nm node

被引:0
|
作者
Ma, Ling [1 ,2 ]
Dong, Lisong [1 ,2 ,3 ]
Fan, Taian [1 ]
Wei, Yayi [1 ,2 ,3 ]
机构
[1] Chinese Acad Sci, Integrated Circuit Adv Proc Ctr, Inst Microelect, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[3] Guangdong Greater Bay Area Appl Res Inst Integrat, Guangzhou 510700, Peoples R China
来源
DTCO AND COMPUTATIONAL PATTERNING | 2022年 / 12052卷
基金
中国国家自然科学基金;
关键词
forbidden pitches; EUV lithography; process window; mask optimization; IMPROVEMENT;
D O I
10.1117/12.2622286
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
With the technology node scaling to 5 nm, the forbidden pitch effect caused by destructive interaction between main feature and neighboring feature always leads to poor process window. Due to the small critical dimension (CD) and pitch of these features, forbidden pitches (FPs) become more sensitive in extreme ultraviolet (EUV) lithography. Therefore, controlling of FPs are becoming more and more critical. With the purpose of providing a strategy of mitigating the negative effect of forbidden pitch, an optimization method of the mask structure is developed in this paper. For illustration, three optimal mask structures under quasar illumination conditions are given by the optimized method. The performances of these three structures are demonstrated by the numerical lithography simulator S-litho. The effectiveness and validity of the proposed method are demonstrated from above simulation results. Therefore, the mask structure provided by the optimized method has the potential to be an efficient candidate for mitigating the negative effect of forbidden pitch structure.
引用
收藏
页数:14
相关论文
共 50 条
  • [1] Source optimization for forbidden pitch resolving in metal layer of 5nm technology node
    Ma, Ling
    Dong, Lisong
    Fan, Taian
    Wei, Yayi
    DTCO AND COMPUTATIONAL PATTERNING, 2022, 12052
  • [2] Ultimate patterning limits for EUV at 5nm node and beyond
    Ali, Rehab Kotb
    Fatehy, Ahmed Hamed
    Lafferty, Neal
    Word, James
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IX, 2018, 10583
  • [3] Exploring EUV and SAQP pattering schemes at 5nm technology node
    Fatehy, Ahmed Hamed
    Kotb, Rehab
    Lafferty, Neal
    Jiang, Fan
    Word, James
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IX, 2018, 10583
  • [4] EUV source-mask optimization for 7 nm node and beyond
    Liu, Xiaofeng
    Howell, Rafael
    Hsu, Stephen
    Yang, Kaiyu
    Gronlund, Keith
    Driessen, Frank
    Liu, Hua-Yu
    Hansen, Steven
    Schenau, Koen van Ingen
    Hollink, Thijs
    van Adrichem, Paul
    Troost, Kars
    Zimmermann, Joerg
    Schumann, Oliver
    Hennerkes, Christoph
    Graeupner, Paul
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY V, 2014, 9048
  • [5] EUV local CDU healing performance and modeling capability towards 5nm node
    Jee, Tae Kwon
    Timoshkov, Vadim
    Choi, Peter
    Rio, David
    Tsai, Yu-Cheng
    Yaegashi, Hidetami
    Koike, Kyohei
    Fonseca, Carlos
    Schoofs, Stijn
    INTERNATIONAL CONFERENCE ON EXTREME ULTRAVIOLET LITHOGRAPHY 2017, 2017, 10450
  • [6] EUV pupil optimization for 32nm pitch logic structures
    Rio, D.
    Blanco, V.
    Franke, J. -H.
    Gillijns, W.
    Dusa, M.
    De Poortere, E.
    Van Adrichem, P.
    Lyakhova, K.
    Spence, C.
    Hendrickx, E.
    Biesmans, S.
    Nafus, K.
    INTERNATIONAL CONFERENCE ON EXTREME ULTRAVIOLET LITHOGRAPHY 2018, 2018, 10809
  • [7] Mitigating the forbidden pitch of extreme ultraviolet lithography using mask optimization based on genetic algorithm
    Ma, Ling
    Dong, Lisong
    Fan, Taian
    Ma, Xu
    Wei, Yayi
    JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2022, 21 (04):
  • [8] Optimization of Read and Write Performance of SRAMs for node 5nm and beyond
    Shaik, Khaja Ahmad
    Gupta, Mohit
    Weckx, Pieter
    Spessot, Alessio
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIII, 2019, 10962
  • [9] Impact of EUV patterning scenario on different design styles and their ground rules for 7nm/5nm node BEOL layers
    Chiou, Tsann-Bim
    Chen, Alek C.
    Dusa, Mircea
    Tseng, Shih-En
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY X, 2016, 9781
  • [10] EUV mask pattern inspection for Memory Mask Fabrication in 45 nm node and below
    Kim, Do Young
    Cho, Seong Yong
    Kim, Hun
    Huh, Sung Min
    Chung, Dong Hoon
    Cha, Byung Chul
    Lee, Jung Woo
    Choi, Seong Woon
    Han, Woo Sung
    Park, Ki Hun
    Kim, Eun Ji
    Guo, Zhengyu
    Quach, Ellen
    Gee, David
    Brown, Tom
    Dayal, Aditya
    PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349