Synchronized SVPWM Algorithm for Overmodulation Region for Three-Level VSI

被引:0
|
作者
Veeranna, Sreenivasappa B. [1 ,3 ]
Yaragatti, Udaykumar R. [1 ,3 ]
Beig, Abdul Rahiman [2 ]
机构
[1] Petr Inst, Dept Elect Engn, Abu Dhabi, U Arab Emirates
[2] Petr Inst, Abu Dhabi, U Arab Emirates
[3] Natl Inst Technol, Surathkal, Karnataka, India
来源
IECON 2010 - 36TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY | 2010年
关键词
Harmonic distortion; Induction motor drives; Pulse width modulation; Pulse width modulated inverters; Synchronization; VECTOR PWM ALGORITHM; OPERATION; MODULATION; STRATEGIES; INVERTER;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Synchronization is essential for the satisfactory operation of VSI in high power applications. With proper selection of switching states it is possible to obtain synchronization and symmetry in space vector pulse width modulation (SVPWM) algorithm. A novel SVPWM based switching algorithm, which results in improved THD and increased fundamental voltage in overmodulation region by maintaining synchronization and symmetry is presented in this paper. A simple method to determine the switching sequence to achieve synchronization, quarter wave symmetry, half wave symmetry and three phase symmetry in overmodulation region is presented. The proposed algorithm is simulated and its performance in terms of the THD and magnitude of fundamental voltage of output is studied in the overmodulation region. The results show the improved performance of the proposed algorithm compared to the existing algorithms. The proposed algorithm is verified experimentally on a constant v/f three level VSI fed induction motor drive.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Synchronized SVPWM Algorithm for the Overmodulation Region of a Low Switching Frequency Medium-Voltage Three-Level VSI
    Beig, Abdul Rahiman
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (12) : 4545 - 4554
  • [2] Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms
    Beig, Abdul Rahiman
    Narayanan, G.
    Ranganathan, V. T.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (01) : 486 - 494
  • [3] Simplified double switching SVPWM implementation for three-level VSI
    Vivek, Gopinathan
    Biswas, Jayanta
    Nair, Meenu D.
    Beret, Mukti
    JOURNAL OF ENGINEERING-JOE, 2019, 2019 (11): : 8257 - 8269
  • [4] Improved space vector PWM algorithm for three-level voltage source inverter in overmodulation region
    Department of Electrical and Electronics Engineering, National Institute of Technology Karnataka, Surathkal 575025, India
    Veeranna, S.B. (sreebms@gmail.com), 1600, Inderscience Enterprises Ltd., 29, route de Pre-Bois, Case Postale 856, CH-1215 Geneva 15, CH-1215, Switzerland (05): : 75 - 94
  • [5] Synchronized Space-Vector PWM for Three-Level VSI With Lower Harmonic Distortion and Switching Frequency
    Chen, Wei
    Sun, Haiwei
    Gu, Xin
    Xia, Changliang
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (09) : 6428 - 6441
  • [6] Design space exploration of optimized hybrid SVPWM techniques based on spatial region for three level VSI
    Vivek, G.
    Nair, Meenu D.
    Biswas, Jayanta
    Barai, Mukti
    ELECTRICAL ENGINEERING, 2021, 103 (05) : 2473 - 2495
  • [7] A Fast Algorithm for Three-level SVPWM in NPC Inverters Based on Traditional Three-level SPWM
    Li Ning
    Wang Yue
    Jiang Yingwei
    Wang Zhaoan
    IEEE PEDG 2010: THE 2ND INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS, 2010, : 53 - 57
  • [8] Sensorless DTSMC of a three-level VSI fed PMSM drive
    Eldigair, Yousif
    Beig, Abdul R.
    Alsawalhi, Jamal
    IET POWER ELECTRONICS, 2020, 13 (04) : 788 - 797
  • [9] Simplified SVPWM Algorithm for Three-Level NPC Converter Based on Virtual Chopping
    Huang, Liansheng
    Wang, Ying
    Zhou, Hanbin
    Chen, Xiaojiao
    He, Shiying
    Zhang, Xiuqing
    Yuan, Jialu
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2024, 12 (04) : 3740 - 3749
  • [10] Advanced hybrid SVPWM techniques for two level VSI
    Vivek, G.
    Nair, Meenu D.
    Biswas, Jayanta
    Barai, Mukti
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2021, 108 (09) : 1439 - 1464