Tunable Low-Voltage Dual-Directional ESD Protection for RFICs

被引：0

作者：

Liu, Jian ^{[1
]}

Lin, Lin ^{[1
]}

Wang, Xin ^{[1
]}

Zhao, Hui ^{[1
]}

Tang, He ^{[1
]}

Fang, Qiang ^{[1
]}

Wang, Albert ^{[1
,2
]}

Yang, Liwu

Xie, Haolu ^{[3
]}

Fan, Siqiang ^{[4
]}

Zhao, Bin ^{[4
]}

Zhang, Gary ^{[5
]}

Wang, Xingang ^{[5
]}

机构：

[1] Univ Calif Riverside, Dept EE, Riverside, CA 92521 USA

[2] TransRF Corp, Walnut, CA USA

[3] Fudan Univ, Shanghai, Peoples R China

[4] Freescale Semicond Inc, Irvine, CA USA

[5] Skyworks, Woburn, MA USA

来源：

2011 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS) | 2011年

关键词：

ESD protection; SCR; dual-directional; RF IC; tunable triggering; LOW TRIGGER-VOLTAGE; CIRCUIT; CMOS; SCR;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper reports a tunable low triggering voltage, dual-directional SCR ESD protection structure in CMOS for RF ICs. A new embedded gate-coupling technique is used to reduce and adjust its triggering voltage. Experiment shows a low discharging resistance of similar to 0.26 Omega, low leakage current of similar to 0.19nA, low parasitic capacitance of similar to 150fF and ultra fast response time of similar to 100pS. This structure achieves ESD protection of >9.20kV HBM and >500V CDM for a 90 mu m device. A high ESD protection to Si ratio of ESDV similar to 8.17V/mu m(2) is obtained for RF IC applications.

引用

页码：279 / 282

页数：4

共 50 条

[21] Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes
Ker, Ming-Dou
Wang, Chang-Tzu
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (01) : 49 - 58
[22] Study on ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Applications
Dai, Chia-Tsen
Ker, Ming-Dou
2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
[23] Design and Analysis of Low-Voltage Low-Parasitic ESD Protection for RF ICs in CMOS
Liu, Jian
Wang, Xin
Zhao, Hui
Fang, Qiang
Wang, Albert
Lin, Lin
Tang, He
Fan, Siqiang
Zhao, Bin
Wen, Shi-Jie
Wong, Richard
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (05) : 1100 - 1110
[24] Low Ron and high robustness ESD protection design for low-voltage power clamp application
Song, BoBae
Koo, YongSeo
ELECTRONICS LETTERS, 2016, 52 (18) : 1554 - U62
[25] Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Latchup-Free Immunity
Tang, Kai-Neng
Liao, Seian-Feng
Ker, Ming-Dou
Chiou, Hwa-Chyi
Huang, Yeh-Jen
Tsai, Chun-Chien
Jou, Yeh-Ning
Lin, Geeng-Lih
2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 325 - 328
[26] Impact of Guard Ring Layout on the Stacked Low-Voltage PMOS for High-Voltage ESD Protection
Liao, Seian-Feng
Tang, Kai-Neng
Ker, Ming-Dou
Yeh, Jia-Rong
Chiou, Hwa-Chyi
Huang, Yeh-Jen
Tsai, Chun-Chien
Jou, Yeh-Ning
Lin, Geeng-Lih
2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 185 - 188
[27] A LOW-VOLTAGE TRIGGERING SCR FOR ON-CHIP ESD PROTECTION AT OUTPUT AND INPUT PADS
CHATTERJEE, A
POLGREEN, T
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (01) : 21 - 22
[28] Novel Ring Silicon-Controlled Rectifier for ESD Protection of Low-Voltage Circuits
Yu, Fangjun
Zhu, Xinyu
Deng, Feifan
Chen, Yipeng
Dong, Shurong
2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,
[29] Optimized pMOS-Triggered Bidirectional SCR for Low-Voltage ESD Protection Applications
Wang, Zhixin
Sun, Ruei-Cheng
Liou, Juin J.
Liu, Don-Gey
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2588 - 2594
[30] A Novel Capacitance-Coupling-Triggered SCR for Low-Voltage ESD Protection Applications
Li, Mingliang
Dong, Shurong
Liou, Juin J.
Song, Bo
Han, Yan
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (10) : 1089 - 1091

← 1 2 3 4 5 →