共 5 条
- [1] PARTS SYNTHESIS APPROACH FOR 3D INTEGRATION OF MEMS AND MICROSYSTEMS LEADING TO SYSTEM-ON-PACKAGE [J]. INTERNATIONAL MEMS CONFERENCE 2006, 2006, 34 : 297 - 303
- [3] Wafer Level Packaging of MEMS and 3D Integration with CMOS for fabrication of Timing Microsystems [J]. 2016 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), 2016,
- [4] Integration of MEMS/ Sensors in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP) [J]. PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 801 - 807
- [5] Silicon based system-in-package : a passive integration technology combined with advanced packaging and system based design tools to allow a breakthrough in miniaturization [J]. PROCEEDINGS OF THE 2005 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2005, : 169 - 173