Negative charge-pump based antenna switch controller using 0.18 μm SOI CMOS technology

被引:8
作者
Cho, C. [1 ]
Cha, J. [1 ]
Ahn, M. [1 ]
Kim, J. J. [2 ]
Lee, C. [1 ]
机构
[1] Samsung Design Ctr, Atlanta, GA 30308 USA
[2] Georgia Inst Technol, Georgia Elect Design Ctr, Sch Elect & Comp Engn, Atlanta, GA 30308 USA
关键词
D O I
10.1049/el.2010.7555
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
antenna switch controller integrated with single-pole-multi-throw RF switches is presented. It is implemented in a 0.18 mm CMOS thin-film silicon-on-insulator (SOI) process. The proposed switch controller generates a negative voltage to enhance the linearity and power-handling capability of CMOS antenna switches, resulting in excellent RF performances. The size of the controller is 0.35 mm(2) and the power consumption is 2 mu A for stand-by mode and 50 mu A for Rx mode.
引用
收藏
页码:371 / U31
页数:2
相关论文
共 50 条
[41]   A 1.9-2.6 GHz Router Switch IC for MIMO Applications in 0.18 μm CMOS Technology [J].
Chung, Feng-Hsu ;
Lai, Chang-Ming ;
Chi, Chun-Hsiang ;
Tu, Chia-Hao ;
Wu, Ping-Hsun ;
Li, Jian-Yu .
2013 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC 2013), 2013, :710-712
[42]   Modeling of AC-DC converter using 0.18 μm CMOS Technology [J].
Radzuan, Roskhatijah ;
Ab Raop, Mohd Azril ;
Salleh, Mohd Khairul Mohd ;
Hamzah, Mustafar Kamal ;
Zawawi, Ruhaifi Abdullah .
2012 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS (ISCAIE 2012), 2012,
[43]   Design and Simlation of LNA Using 0.18 μm CMOS Technology for UWB Systems [J].
Kalra, Dheeraj ;
Kumar, Manish ;
Chaturvedi, Abhay ;
Kumar, Alok .
2015 COMMUNICATION, CONTROL AND INTELLIGENT SYSTEMS (CCIS), 2015, :390-392
[44]   Sub-harmonic upconversion mixer using 0.18 μm CMOS technology [J].
Jin, Jie ;
Wang, Chunhua ;
Xia, Zanming ;
Yang, Huai .
ELECTRONICS LETTERS, 2014, 50 (25) :1956-1957
[45]   Ultra Low Loss and High Linearity SPMT Antenna Switch using SOI CMOS Process [J].
Ahn, Minsik ;
Cha, Jeongwon ;
Cho, Changhyuck ;
Lee, Chang-Ho ;
Laskar, Joy .
40TH EUROPEAN MICROWAVE CONFERENCE, 2010, :652-655
[46]   Design of UWB LNA using Active Resistors in 0.18μm CMOS Technology [J].
Nigam, Sawnya ;
Sau, Paresh Chandra .
2015 COMMUNICATION, CONTROL AND INTELLIGENT SYSTEMS (CCIS), 2015, :393-397
[47]   Design of a UHF RFID receiver based on 0.18-μm CMOS technology [J].
Zhang Ying ;
Ma Yaying ;
Ma Kaixue ;
Zhang Changchun ;
Zhang Yi .
2016 IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS WIRELESS BROADBAND (ICUWB2016), 2016,
[48]   Design and Analysis of different type of Charge Pump using CMOS Technology [J].
Dadhich, Harshita ;
Maurya, Vijendra ;
Verina, Kumkum ;
Jaiswal, Sanjay .
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, :294-298
[49]   A Charge Pump Current Missmatch Calibration Technique for ΔΣ Fractional-N PLLs in 0.18-μm CMOS [J].
Chiu, Wei-Hao ;
Chang, Tai-Shun ;
Lin, Tsung-Hsien .
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, :73-76
[50]   A 5V Charge Pump in a standard 1.8-V 0.18-μm CMOS process [J].
Hasan, T ;
Lehmann, T ;
Kwok, CY .
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :1899-1902