Negative charge-pump based antenna switch controller using 0.18 μm SOI CMOS technology

被引:8
作者
Cho, C. [1 ]
Cha, J. [1 ]
Ahn, M. [1 ]
Kim, J. J. [2 ]
Lee, C. [1 ]
机构
[1] Samsung Design Ctr, Atlanta, GA 30308 USA
[2] Georgia Inst Technol, Georgia Elect Design Ctr, Sch Elect & Comp Engn, Atlanta, GA 30308 USA
关键词
D O I
10.1049/el.2010.7555
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
antenna switch controller integrated with single-pole-multi-throw RF switches is presented. It is implemented in a 0.18 mm CMOS thin-film silicon-on-insulator (SOI) process. The proposed switch controller generates a negative voltage to enhance the linearity and power-handling capability of CMOS antenna switches, resulting in excellent RF performances. The size of the controller is 0.35 mm(2) and the power consumption is 2 mu A for stand-by mode and 50 mu A for Rx mode.
引用
收藏
页码:371 / U31
页数:2
相关论文
共 50 条
[31]   A Wide Frequency Range Low Jitter Integer PLL with Switch and Inverter Based CP in 0.18 μm CMOS Technology [J].
Sahani, Jagdeep Kaur ;
Singh, Anil ;
Agarwal, Alpana .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (09)
[32]   An Integrated On-Chip Implantable Antenna in 0.18-μm CMOS Technology for Biomedical Applications [J].
Liu, Changrong ;
Guo, Yong-Xin ;
Liu, Xueguan ;
Xiao, Shaoqiu .
IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2016, 64 (03) :1167-+
[33]   Wideband 0.18μm CMOS VCO using active inductor with negative resistance [J].
Szczepkowski, Grzegorz ;
Baldwin, Gerard ;
Farrell, Ronan .
2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, :990-993
[34]   Analysis and Design Techniques of CMOS Charge-Pump-Based Radio-Frequency Antenna-Switch Controllers [J].
Cha, Jeongwon ;
Ahn, Minsik ;
Cho, Changhyuk ;
Lee, Chang-Ho ;
Kim, Haksun ;
Laskar, Joy .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (05) :1053-1062
[35]   Low-Voltage CMOS Transconductor-C Filter Design Using Charge-Pump Circuit [J].
Armin Tajalli ;
Mojtaba Atarodi .
Analog Integrated Circuits and Signal Processing, 2005, 44 :219-229
[36]   Low-voltage CMOS transconductor-C filter design using charge-pump circuit [J].
Tajalli, A ;
Atarodi, M .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 44 (03) :219-229
[37]   60-GHz AMC-Based Circularly Polarized On-Chip Antenna Using Standard 0.18-μm CMOS Technology [J].
Bao, Xiao-Yue ;
Guo, Yong-Xin ;
Xiong, Yong-Zhong .
IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2012, 60 (05) :2234-2241
[38]   A Tunable Matching Network for TD-SCDMA Power Amplifier in 0.18-μm SOI CMOS Technology [J].
Li, Peng ;
Mo, Tingting .
2016 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS), 2016,
[39]   Design and optimization of different P-channel LUDMOS architectures on a 0.18 μm SOI-CMOS technology [J].
Cortes, I. ;
Toulon, G. ;
Morancho, F. ;
Hugonnard-Bruyere, E. ;
Villard, B. ;
Toren, W. J. .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2011, 26 (07)
[40]   Feasibility of 0.18 μm SOI CMOS technology using hybrid trench isolation with high resistivity substrate for embedded RF/analog applications [J].
Maeda, S ;
Wada, Y ;
Yamamoto, K ;
Komurasaki, H ;
Matsumoto, T ;
Hirano, Y ;
Iwamatsu, T ;
Yamaguchi, Y ;
Ipposhi, T ;
Ueda, K ;
Mashiko, K ;
Maegawa, S ;
Inuishi, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (09) :2065-2073