Negative charge-pump based antenna switch controller using 0.18 μm SOI CMOS technology

被引：8

作者：

Cho, C. ^{[1
]}

Cha, J. ^{[1
]}

Ahn, M. ^{[1
]}

Kim, J. J. ^{[2
]}

Lee, C. ^{[1
]}

机构：

[1] Samsung Design Ctr, Atlanta, GA 30308 USA

[2] Georgia Inst Technol, Georgia Elect Design Ctr, Sch Elect & Comp Engn, Atlanta, GA 30308 USA

来源：

ELECTRONICS LETTERS | 2011年 / 47卷 / 06期

关键词：

D O I：

10.1049/el.2010.7555

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

antenna switch controller integrated with single-pole-multi-throw RF switches is presented. It is implemented in a 0.18 mm CMOS thin-film silicon-on-insulator (SOI) process. The proposed switch controller generates a negative voltage to enhance the linearity and power-handling capability of CMOS antenna switches, resulting in excellent RF performances. The size of the controller is 0.35 mm(2) and the power consumption is 2 mu A for stand-by mode and 50 mu A for Rx mode.

引用

页码：371 / U31

页数：2

共 50 条

[21] Switched Capacitor based High Positive and Negative Voltage Charge-pump using Sample and Hold technique [J].

Rana, Vikas ;

Mittal, Abhishek .

2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, :78-81

[22] 60 GHz On-Chip Loop Antenna Integrated in a 0.18 μm CMOS Technology [J].

Yao, Yuki ;

Hirano, Takuichi ;

Okada, Kenichi ;

Hirokawa, Jiro ;

Ando, Makoto .

2013 PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION (ISAP), VOLS 1 AND 2, 2013,

[23] A 60-GHz Differential On-Chip Yagi Antenna Using 0.18-μm CMOS Technology [J].

Bao, Xiaoyue ;

Guo, Yongxin ;

Hu, Sanming .

2012 IEEE ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2012, :277-+

[24] Design of a SIW on-chip antenna using 0.18-μm CMOS process technology at 0.4 THz [J].

Kushwaha, Ritesh Kumar ;

Karuppanan, P. ;

Dewang, Rupesh Kumar .

OPTIK, 2020, 223

[25] Integrated Wideband Dipole Antenna for Pulse Beam-Formability by using 0.18-μm CMOS Technology [J].

Nguyen Ngoc Mai Khanh ;

Saski, Masahiro ;

Asada, Kunihiro .

2010 ASIA-PACIFIC MICROWAVE CONFERENCE, 2010, :1561-1564

[26] A 10 Gbase Ethernet Transceiver (LAN PHY) in a 1.8 V, 0.18 μm SOI/CMOS technology [J].

Yoshimura, T ;

Ueda, K ;

Takasoh, J ;

Kondoh, H .

IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04) :643-651

[27] Fully differential charge-pump comparator-based pipelined ADC in 90 nm CMOS [J].

Hosseinnejad, Mahdi ;

Shamsi, Hossein .

MICROELECTRONICS JOURNAL, 2016, 53 :8-15

[28] A 6-32 GHz T/R switch in 0.18-μm CMOS technology [J].

Wang, Sen ;

Li, Zi-Kang .

IEICE ELECTRONICS EXPRESS, 2012, 9 (06) :590-595

[29] DESIGN and Simlation of UWB LNA using 0.18 μm CMOS Technology [J].

Kumar, Manish ;

Deolia, Vinay Kumar ;

Kalra, Dheeraj .

2016 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION CONTROL AND INTELLIGENT SYSTEMS (CCIS), 2016, :195-197

[30] Design of a IGHz digital PLL using 0.18μm CMOS technology [J].

Janardhan, Haripriya ;

Wagdy, Mahmoud Fawzy .

THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, :599-+

← 1 2 3 4 5 →