CMOS Injection-Locked Frequency Quadrupler/Quintupler

被引：1

作者：

Jang, Sheng-Lyang ^{[1
]}

Lai, Wen-Cheng ^{[2
]}

Chang, Yong-Jun ^{[1
]}

Wang, Dan-Li ^{[1
]}

Juang, Miin-Horng ^{[1
]}

机构：

[1] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei 10607, Taiwan

[2] Natl Yunlin Univ Sci & Technol, Bachelor Program Ind Projects, Touliu 64002, Yunlin, Taiwan

来源：

IEEE ACCESS | 2022年 / 10卷

关键词：

Frequency quadrupler; injection-locked frequency quintupler; LC-tank; locking range; 0.18 mu m CMOS; QUINTUPLER; QUADRUPLER;

D O I：

10.1109/ACCESS.2022.3193259

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper designs a C-band single-stage LC-tank injection locked frequency quintupler (ILFQ) fabricated in 0.18 mu m CMOS process. The differential input/output ILFQ circuit is made of a first-harmonic injection-locked frequency oscillator (ILO) and a frequency quadrupler/quintupler. The free-running oscillation frequency of the ILFQ is around 7.6 GHz. At the dc power consumption of 9.9 mW and at the incident power of 0 dBm, the input locking range is from the incident frequency 1.456 GHz to 1.644 GHz to provide an output signal source from the frequency 7.28 GHz to 8.22 GHz. The whole chip occupies a die area of 1.114 x 1.060 mm(2). The designed circuit is also used as a new X-band single-stage LC-tank injection locked frequency quadrupler, which shows measured x 4 output locking range from 7.82 GHz to 8.6 GHz.

引用

页码：78168 / 78175

页数：8

共 20 条

[1] [Anonymous], 2013, P IEEE 78 VEH TECHN
[2] Bilato A, 2019, 2019 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS 2019)
[3] Bossuet A, 2015, IEEE BIPOL BICMOS, P186, DOI 10.1109/BCTM.2015.7340561
[4] AN INJECTION-LOCKED FREQUENCY QUADRUPLER IN 90 nm CMOS TECHNOLOGY
Chang, Chia-Wei
Jang, Sheng-Lyang
[J]. MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (02) : 266 - 269
[5] Chang WJ, 2014, LECT NOTES ARTIF INT, V8398, P1, DOI 10.1007/978-3-319-05458-2_1
[6] 60 GHz Injection Locked Frequency Quadrupler with Quadrature Outputs in 65 nm CMOS Process
Hara, Shoichi
Sato, Takahiro
Murakami, Rui
Okada, Kenichi
Matsuzawa, Akira
[J]. APMC: 2009 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2009, : 2268 - 2271
[7] Fault-Tolerant Supervisory Controller for a Hybrid AC/DC Micro-Grid
Hosseinzadeh, Mehdi
Salmasi, Farzad Rajaei
[J]. IEEE TRANSACTIONS ON SMART GRID, 2018, 9 (04) : 2809 - 2823
[8] An energy-efficient multi-level RF-interconnect for global network-on-chip communication
Jalalifar, Majid
Byun, Gyung-Su
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (01) : 131 - 143
[9] Kucharski M, 2017, IEEE BIPOL BICMOS, P158, DOI 10.1109/BCTM.2017.8112934
[10] A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS
Li, Xiaolong
Luong, Howard C.
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (04) : 1051 - 1063

← 1 2 →