Analysis and optimization of prediction-based flow control in networks-on-chip

被引:15
作者
Ogras, Umit Y. [1 ]
Marculescu, Radu [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
关键词
algorithms; performance; design; multi-processor systems; networks-on-chip; flow control; congestion; control;
D O I
10.1145/1297666.1297677
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Networks-on-Chip (NoC) communication architectures have emerged recently as a scalable solution to on-chip communication problems. While the NoC architectures may offer higher bandwidth compared to traditional bus-based communication, their performance can degrade significantly in the absence of effective flow control algorithms. Unfortunately, flow control algorithms developed for macronetworks, either rely on local information, or suffer from large communication overhead and unpredictable delays. Hence, using them in the NoC context is problematic at best. For this reason, we propose a predictive closed-loop flow control mechanism and make the following contributions: First, we develop traffic source and router models specifically targeted to NoCs. Then, we utilize these models to predict the possible congestion in the network. Based on this information, the proposed scheme controls the packet injection rate at traffic sources in order to regulate the. total number of packets in the network. We also illustrate the proposed traffic source model and the applicability of the proposed flow controller to actual designs using real NoC implementations. Finally, simulations and experimental study using our FPGA prototype show that the proposed controller delivers a better performance compared to the traditional switch-to-switch flow control algorithms under various real and synthetic traffic patterns.
引用
收藏
页数:28
相关论文
共 50 条
  • [31] Formal Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip with WDM
    Xie, Yiyuan
    Song, Tingting
    Zhang, Zhendong
    He, Chao
    Li, Jiachao
    Xu, Changjun
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2016, 34 (15) : 3550 - 3562
  • [32] Fuzzy-based Adaptive Routing Algorithm for Networks-on-Chip
    Ebrahimi, Masoumeh
    Tenhunen, Hannu
    Dehyadegari, Masoud
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (07) : 516 - 527
  • [33] Improving Networks-on-Chip performability: A topology-based approach
    Elmiligi, Haytham
    Morgan, Ahmed A.
    El-Kharashi, M. Watheq
    Gebali, Fayez
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (06) : 557 - 572
  • [34] Thermal Optimization in Network-on-Chip-Based 3D Chip Multiprocessors Using Dynamic Programming Networks
    Dahir, Nizar
    Al-Dujaily, Ra'ed
    Mak, Terrence
    Yakovlev, Alex
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13
  • [35] SMA: A constructive partitioning based mapping approach for Networks-on-Chip
    Alagarsamy, Aravindhan
    Mahilmaran, Sundarakannan
    Gopalakrishnan, Lakshminarayanan
    Ko, Seok-Bum
    MICROPROCESSORS AND MICROSYSTEMS, 2022, 94
  • [36] Integrated Energy Control for Hard Real-time Networks-on-Chip
    Kadeed, Thawra
    Tobuschat, Sebastian
    Ernst, Rolf
    2019 IEEE 40TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2019), 2019, : 4 - 16
  • [37] A Voltage-Frequency Island Aware Energy Optimization Framework for Networks-on-Chip
    Jang, Wooyoung
    Pan, David Z.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2011, 1 (03) : 420 - 432
  • [38] Pipeline-Based Interlayer Bus Structure for 3D Networks-on-Chip
    Daneshtalab, Masoud
    Ebrahimi, Masoumeh
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 35 - 41
  • [39] Analysis and Modeling of Router Based on M/D/1/B Queuing Model for Networks-on-Chip
    Dong, Xiaoguo
    Zhang, Youhui
    Gan, Siqing
    Zheng, Weimin
    ASIA-PACIFIC YOUTH CONFERENCE ON COMMUNICATION TECHNOLOGY 2010 (APYCCT 2010), 2010, : 147 - +
  • [40] DeTAR: A Decision Tree-Based Adaptive Routing in Networks-on-Chip
    Zhang, Xiaoyun
    Wang, Yaohua
    Dong, Dezun
    Li, Cunlu
    Wang, Shaocong
    Xiao, Liquan
    EURO-PAR 2023: PARALLEL PROCESSING, 2023, 14100 : 352 - 366