Doping Profiles in Ultrathin Vertical VLS-Grown InAs Nanowire MOSFETs with High Performance

被引:6
|
作者
Jonsson, Adam [1 ]
Svensson, Johannes [1 ]
Fiordaliso, Elisabetta Maria [2 ]
Lind, Erik [1 ]
Hellenbrand, Markus [3 ]
Wernersson, Lars-Erik [1 ]
机构
[1] Lund Univ, Dept Elect & Informat Technol, S-22100 Lund, Sweden
[2] Tech Univ Denmark, Natl Ctr Nano Fabricat & Characterizat, DK-2800 Lyngby, Denmark
[3] Univ Cambridge, Dept Mat Sci & Met, Cambridge CB3 0FS, England
基金
欧盟地平线“2020”; 瑞典研究理事会;
关键词
III-V; doping; electron holography; MOSFET; nanowire; InAs; VLS growth; TRANSISTORS; ABRUPTNESS; EFFICIENCY; SILICON; CMOS; SI;
D O I
10.1021/acsaelm.1c00729
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Thin vertical nanowires based on III-V compound semiconductors are viable candidates as channel material in metal oxide semiconductor field effect transistors (MOSFETs) due to attractive carrier transport properties. However, for improved performance in terms of current density as well as contact resistance, adequate characterization techniques for resolving doping distribution within thin vertical nanowires are required. We present a novel method of axially probing the doping profile by systematically changing the gate position, at a constant gate length L-g of 50 nm and a channel diameter of 12 nm, along a vertical nanowire MOSFET and utilizing the variations in threshold voltage V-T shift (similar to 100 mV). The method is further validated using the well-established technique of electron holography to verify the presence of the doping profile. Combined, device and material characterizations allow us to in-depth study the origin of the threshold voltage variability typically present for metal organic chemical vapor deposition (MOCVD)-grown III-V nanowire devices.
引用
收藏
页码:5240 / 5247
页数:8
相关论文
共 50 条
  • [1] High-Performance InAs Nanowire MOSFETs
    Dey, Anil W.
    Thelander, Claes
    Lind, Erik
    Dick, Kimberly A.
    Borg, B. Mattias
    Borgstrom, Magnus
    Nilsson, Peter
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (06) : 791 - 793
  • [2] Extrinsic and Intrinsic Performance of Vertical InAs Nanowire MOSFETs on Si Substrates
    Persson, Karl-Magnus
    Berg, Martin
    Borg, Mattias B.
    Wu, Jun
    Johansson, Sofia
    Svensson, Johannes
    Jansson, Kristofer
    Lind, Erik
    Wernersson, Lars-Erik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) : 2761 - 2767
  • [3] High-Frequency Gate-All-Around Vertical InAs Nanowire MOSFETs on Si Substrates
    Johansson, Sofia
    Memisevic, Elvedin
    Wernersson, Lars-Erik
    Lind, Erik
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (05) : 518 - 520
  • [4] High frequency vertical InAs nanowire MOSFETs integrated on Si substrates
    Johansson, Sofia
    Ghalamestani, Sepideh Gorji
    Egard, Mikael
    Borg, Mattias
    Berg, Martin
    Wernersson, Lars-Erik
    Lind, Erik
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 9, NO 2, 2012, 9 (02): : 350 - 353
  • [5] Origin of Polytype Formation in VLS-Grown Ge Nanowires through Defect Generation and Nanowire Kinking
    Jeon, Nari
    Dayeh, Shadi A.
    Lauhon, Lincoln J.
    NANO LETTERS, 2013, 13 (08) : 3947 - 3952
  • [6] Electrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on Si
    Berg, Martin
    Kilpi, Olli-Pekka
    Persson, Karl-Magnus
    Svensson, Johannes
    Hellenbrand, Markus
    Lind, Erik
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (08) : 966 - 969
  • [7] Amplifier Design Using Vertical InAs Nanowire MOSFETs
    Jansson, Kristofer
    Lind, Erik
    Wernersson, Lars-Erik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (06) : 2353 - 2359
  • [8] Impact of source doping on the performance of vertical InAs/InGaAsSb/GaSb nanowire tunneling field-effect transistors
    Memisevic, Elvedin
    Svensson, Johannes
    Lind, Erik
    Wernersson, Lars-Erik
    NANOTECHNOLOGY, 2018, 29 (43)
  • [9] Low Trap Density in InAs/High-k Nanowire Gate Stacks with Optimized Growth and Doping Conditions
    Wu, Jun
    Babadi, Aein Shiri
    Jacobsson, Daniel
    Colvin, Jovana
    Yngman, Sofie
    Timm, Rainer
    Lind, Erik
    Wemersson, Lars-Erik
    NANO LETTERS, 2016, 16 (04) : 2418 - 2425
  • [10] Highly Efficient Charge Separation and Collection across in Situ Doped Axial VLS-Grown Si Nanowire p-n Junctions
    Mohite, A. D.
    Perea, D. E.
    Singh, S.
    Dayeh, S. A.
    Campbell, I. H.
    Picraux, S. T.
    Htoon, H.
    NANO LETTERS, 2012, 12 (04) : 1965 - 1971