Improved Analog Operation of Junctionless Nanowire Transistors Using Back Bias

被引:0
作者
Trevisoli, R. [1 ]
Doria, R. T. [1 ]
de Souza, M. [1 ]
Pavanello, M. A. [1 ]
机构
[1] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
来源
2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS) | 2015年
关键词
Junctionless Transistors; Substrate Bias; Analog Operation;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work reports, for the first time, an analysis of substrate bias on the analog parameters of Junctionless Nanowire Transistors operating as single transistor amplifiers through experimental and simulated data. The study is performed in terms of output conductance, transconductance, open loop voltage gain and transconductance to the drain current ratio. It has been shown that the substrate bias can affect significantly the performance of junctionless devices, such that the positive back bias can reduce the output conductance and improve the voltage gain.
引用
收藏
页码:265 / 268
页数:4
相关论文
共 12 条
  • [1] [Anonymous], 2013, Sentaurus Device User Guide
  • [2] [Anonymous], SENT STRUCT ED US GU
  • [3] Scaling of Trigate Junctionless Nanowire MOSFET With Gate Length Down to 13 nm
    Barraud, S.
    Berthome, M.
    Coquand, R.
    Casse, M.
    Ernst, T.
    Samson, M. -P.
    Perreau, P.
    Bourdelle, K. K.
    Faynot, O.
    Poiroux, T.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (09) : 1225 - 1227
  • [4] Colinge JP, 2009, 2009 IEEE INTERNATIONAL SOI CONFERENCE, P137
  • [5] Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/nnano.2010.15, 10.1038/NNANO.2010.15]
  • [6] Analysis of the parasitic S/D resistance in multiple-gate FETs
    Dixit, A
    Kottantharayil, A
    Collaert, N
    Goodwin, M
    Jurezak, M
    De Meyer, K
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (06) : 1132 - 1140
  • [7] Junctionless Multiple-Gate Transistors for Analog Applications
    Doria, Rodrigo Trevisoli
    Pavanello, Marcelo Antonio
    Trevisoli, Renan Doria
    de Souza, Michelly
    Lee, Chi-Woo
    Ferain, Isabelle
    Akhavan, Nima Dehdashti
    Yan, Ran
    Razavi, Pedram
    Yu, Ran
    Kranti, Abhinav
    Colinge, Jean-Pierre
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2511 - 2519
  • [8] Physical Model of the Junctionless UTB SOI-FET
    Gnani, Elena
    Gnudi, Antonio
    Reggiani, Susanna
    Baccarani, Giorgio
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (04) : 941 - 948
  • [9] Kilchytska V., 2014, P EUROSOI, P1
  • [10] Back biasing effects in tri-gate junctionless transistors
    Park, So Jeong
    Jeon, Dae-Young
    Montes, Laurent
    Barraud, Sylvain
    Kim, Gyu-Tae
    Ghibaudo, Gerard
    [J]. SOLID-STATE ELECTRONICS, 2013, 87 : 74 - 79