Energy-efficient, area-efficient, high-accuracy and low-complexity switching scheme for SAR ADC

被引：8

作者：

Hu, Yunfeng ^{[1
]}

Yi, Zichuan ^{[1
,2
]}

He, Zhihong ^{[1
]}

Li, Bin ^{[3
]}

机构：

[1] Univ Elect Sci & Technol China, Zhongshan Inst, Zhongshan 528402, Peoples R China

[2] Shenzhen Guohua Optoelect Technol Co Ltd, Shenzhen 518110, Peoples R China

[3] South China Univ Technol, Sch Elect & Informat Engn, Guangzhou 510641, Guangdong, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 11期

基金：

中国国家自然科学基金;

关键词：

SAR ADC; switching scheme; energy-efficient; area-efficient; high-accuracy; low-complexity; CMOS;

D O I：

10.1587/elex.14.20170428

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An energy-efficient, area-efficient, high-accuracy and low-complexity switching scheme for successive approximation register (SAR) analogue-to-digital converter (ADC) is proposed. In the proposed switching scheme, both the first and the second comparisons don't consume switching energy, and all the rest of comparisons consume little switching energy. As a result, the proposed switching scheme achieves a 95.34% switching energy reduction and a 75% area reduction compared with the conventional method. In addition, only the least significant bit (LSB) is depended on the accuracy of Vcm. Moreover, only two reference voltages are used for each capacitor, which lowers complexity of digital control logic.

引用

页数：7

共 12 条

[1] An energy-efficient charge recycling approach for a SAR converter with capacitive DAC [J].

Ginsburg, BP ;

Chandrakasan, AP .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :184-187

[2] A 0.20 mm2 3 nW Signal Acquisition IC for Miniature Sensor Nodes in 65 nm CMOS [J].

Harpe, Pieter ;

Gao, Hao ;

van Dommele, Rainier ;

Cantatore, Eugenio ;

van Roermund, Arthur H. M. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (01) :240-248

[3]

Johns DA, 1997, ANALOG INTEGR CIRC S, P492

[4] Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC [J].

Lee, Byung-Geun .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (06) :1103-1110

[5] A 100-nW 9.1-ENOB 20-kS/s SAR ADC for Portable Pulse Oximeter [J].

Lee, Hokyu ;

Park, Sejin ;

Lim, Chaegang ;

Kim, Chulwoo .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (04) :357-361

[6] A 0.3 V 10-bit 1.17 f SAR ADC With Merge and Split Switching in 90 nm CMOS [J].

Lin, Jin-Yi ;

Hsieh, Chih-Cheng .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (01) :70-79

[7] A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure [J].

Liu, Chun-Cheng ;

Chang, Soon-Jyh ;

Huang, Guan-Ying ;

Lin, Ying-Zu .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) :731-740

[8] Energy-efficient and reference-free monotonic capacitor switching scheme with fewest switches for SAR ADC [J].

Wang, Hao ;

Zhu, Zhangming .

IEICE ELECTRONICS EXPRESS, 2015, 12 (07)

[9] Energy-efficient hybrid capacitor switching scheme for SAR ADC [J].

Xie, Liangbo ;

Wen, Guangjun ;

Liu, Jiaxin ;

Wang, Yao .

ELECTRONICS LETTERS, 2014, 50 (01) :22-U33

[10] Low-energy and area-efficient tri-level switching scheme for SAR ADC [J].

Yuan, C. ;

Lam, Y. .

ELECTRONICS LETTERS, 2012, 48 (09) :482-U30

← 1 2 →