Assembly reliability of Ball Grid Array and Chip Scale Packages for high reliability applications

被引:0
作者
Ghaffarian, R [1 ]
机构
[1] CALTECH, Jet Prop Lab, Pasadena, CA 91125 USA
来源
1998 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 1 | 1998年
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Different aspects of advanced surface mount package technology have been investigated for aerospace applications. Three key areas included the assembly reliability of conventional Surface Mount, Ball Grid Arrays (BGAs), and Chip Scale Packages. Reliability of BGAs was assessed as part of a consortium effort led by the Jet Propulsion Laboratory. Nearly 200 test vehicles, each with four packages, were assembled and tested using an experiment design. The most critical variables incorporated in the experiment were package type, board material, surface finish, solder volume, and environmental conditions. The EGA test vehicles were subjected to thermal environments representative of aerospace applications. The test vehicles were monitored continuously to detect electrical failure and their failure mechanisms were characterized. A MicrotypeBGA consortium with industry-wide support was also organized to address technical issues regarding the interplay of package type, I/O counts, PWB (Printed Wiring Board) materials, and manufacturing variables on quality and reliability of board level assembly. This paper will present the most current thermal cycling test results (>4,000 cycles) for ceramic and plastic EGA packages as well as their failure mechanisms. The board level reliability of CSP assembly will also be reviewed and projected for a specific environmental condition.
引用
收藏
页码:359 / 367
页数:9
相关论文
共 50 条
[41]   Reliability evaluation of chip scale packages by FEA and microDAC [J].
Auersperg, J ;
Vogel, D ;
Simon, J ;
Schubert, A ;
Michel, B .
DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, :439-445
[42]   A study on reliability of chip scale packages in shock environments [J].
Chen, Shuai ;
Wang, Lei ;
Jiang, Mingxia ;
Tang, Jieying .
2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, :921-924
[43]   Effect of the plasma cleaning process on plastic ball grid array package assembly reliability [J].
Yang, LY ;
Bernstein, JB ;
Leong, KC .
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (02) :91-99
[44]   Vibration fatigue, failure mechanism and reliability of plastic ball grid array and plastic quad fiat packages [J].
Li, RS ;
Poglitsch, L .
2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 :223-228
[45]   Chip-underfill Interfaces of Flip Chip Plastic Ball Grid Array Packages [J].
Lee, K-W ;
Gaynes, M. A. ;
Duchesne, E. .
ELECTRONIC MATERIALS LETTERS, 2006, 2 (03) :171-174
[46]   Reliability of Ball Grid Array Subjected to Temperature Cycling [J].
Chuang, Wan-Chun ;
Tsai, Ben ;
Chen, Wei-Long ;
Su, Josh .
2017 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP 2017), 2017,
[47]   Qualification of plastic ball grid array packages for space applications [J].
Estes, T ;
Saito, Y .
2002 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2002, 4931 :123-128
[48]   Chip size packages with wafer-level ball attach and their reliability [J].
Cergel, L ;
Wetz, L ;
Keser, B ;
White, J .
ASDAM '02, CONFERENCE PROCEEDINGS, 2002, :27-30
[49]   Flip chip assembly process development, reliability assessment and process characterization for polymer stud grid array-chip scale package [J].
Paydenkar, CS ;
Jefferson, FG ;
Baldwin, DF .
51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, :782-789
[50]   Flux Residue Cleaning Process Optimization Effect on Flip Chip Ball Grid Array Reliability [J].
Kar, Yap Boon ;
Talik, Noor Azrina ;
Seng, Foong Chee ;
Yang, Leong Hung ;
Vithyacharan, R. ;
Yong, Tan Chou .
PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, :608-613