共 18 条
[1]
Bansal S, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 3RD USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P187
[2]
Dhiman G, 2009, DES AUT CON, P664
[4]
FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory
[J].
2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-45),
2012,
:1-12
[5]
Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
[6]
Lee D, 1999, PERFORMANCE EVALUATION REVIEW, SPECIAL ISSUE, VOL 27 NO 1, JUNE 1999, P134, DOI 10.1145/301464.301487
[8]
Liu JM, 2012, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2012.6237001
[9]
Mittal Sparsh., 2012, Int. J. High Perform. Syst. Architect., V4, P110
[10]
Papandreou N., 2011, IEEE International Memory Workshop, P1, DOI DOI 10.1109/IMW.2011.5873231