FPGA implementation of fixed and variable frequency ADALINE schemes for grid-connected VSI synchronization

被引:0
|
作者
Cardenas, Alben [1 ]
Guzman, Cristina [1 ]
Agbossou, Kodjo [1 ]
机构
[1] UQTR, IRH, Trois Rivieres, PQ, Canada
来源
2011 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE) | 2011年
关键词
Voltage Source Inverter; Power Quality; Power Control; FPGA; ADALINE; LOCKED LOOP SYSTEM; POWER; TRACKING; HARMONICS; FILTER;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Grid-connected Voltage Source Inverter (VSI) are essentials to integrate the Distributed Energy Resources (DER) with the utility power systems. This integration allows the increasing of the reliability and the efficiency of power systems. However, the massive utilization of VSI can generates problems into the power quality indices of power systems, especially if the power control algorithm has a poor synchronization. Therefore, a good synchronization of power control algorithm helps to keep acceptable power quality indices. This paper presents the FPGA implementation of synchronization and power control of VSI using a variable frequency ADALINE structure. The proposed ADALINE implementation is used for amplitude, frequency and phase detection of the fundamental utility voltage and its harmonics. Fundamental signal information is then employed for the synchronization and power control scheme. The fundamental and harmonics information is employed to evaluate the power flow and the power quality of VSI output current. This evaluation is very useful for power quality problems mitigation. Experimental results, using low power VSI and Xilinx FPGA system, demonstrate the validity of proposition.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Frequency Locked Loop for Grid-Connected VSI Synchronization and Power Analysis
    Cardenas, Alben
    Guzman, Cristina
    Agbossou, Kodjo
    2012 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2012, : 1386 - 1392
  • [2] Predictive Power Control Strategy for a Grid-Connected 2L-VSI with Fixed Switching Frequency
    Gavilan, Federico
    Caballero, David
    Toledo, Sergio
    Maqueda, Edgar
    Gregor, Raul
    Rodas, Jorge
    Rivera, Marco
    Araujo-Vargas, Ismael
    2016 IEEE INTERNATIONAL AUTUMN MEETING ON POWER, ELECTRONICS AND COMPUTING (ROPEC), 2016,
  • [3] An FPGA Hardware-in-the-Loop Approach for Comprehensive Analysis and Development of Grid-Connected VSI System
    Singh, Vijay Kumar
    Tripathi, Ravi Nath
    ENERGIES, 2023, 16 (02)
  • [4] Implementation of Grid-connected Single-phase Inverter Based on FPGA
    Jung, Eunsoo
    Sul, Seung-Ki
    APEC: 2009 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1- 4, 2009, : 889 - 893
  • [5] The Design and Implementation of Photovoltaic Grid-connected Simulating Device Based on FPGA
    Wen, Feng
    Diao, Zhaokui
    Chao, Yuan
    Mo, Runquan
    2010 ASIA-PACIFIC POWER AND ENERGY ENGINEERING CONFERENCE (APPEEC), 2010,
  • [6] Linear Programming based MPC of a Grid-Connected VSI
    Judewicz, Marcos G.
    Martinez, Juan F.
    Fischer, Jonatan R.
    Gonzalez, Sergio A.
    Carrica, Daniel O.
    2017 XVII WORKSHOP ON INFORMATION PROCESSING AND CONTROL (RPIC), 2017,
  • [7] A single-phase synchronization technique for grid-connected RESS under distorted grid conditions
    Saleem, Komal
    Ali, Zunaib
    Mehran, Kamyar
    2019 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2019, : 4665 - 4672
  • [8] A New Synchronization Algorithm for Grid-Connected Inverters
    Guo, Xiaorui
    Guo, Jifeng
    APPLIED MATHEMATICS & INFORMATION SCIENCES, 2014, 8 (02): : 869 - 875
  • [9] Implementation of Ripple Correlation Control MPPT for Single-Phase VSI Grid-Connected PV Systems
    Boonmee, Chaiyant
    Kumsuwan, Yuttana
    2015 12TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY (ECTI-CON), 2015,
  • [10] Design and Implementation of FPGA-Based Grid-Connected Impedance-Source Inverter
    Vaikundaselvan B.
    Sivakumar T.
    Sonia S.
    Journal of The Institution of Engineers (India): Series B, 2020, 101 (02) : 129 - 138