High RF performance of 50-nm-gate lattice-matched InAlAs/InGaAs HEMTs

被引:0
作者
Endoh, A [1 ]
Yamashita, Y
Higashiwaki, M
Hikosaka, K
Mimura, T
Hiyamizu, S
Matsui, A
机构
[1] Fujitsu Ltd, Atsugi, Kanagawa 2430197, Japan
[2] Osaka Univ, Grad Sch Engn Sci, Toyonaka, Osaka 5608531, Japan
[3] Commun Res Labs, Koganei, Tokyo 1840015, Japan
关键词
InAlAs/InGaAs; InP; HEMT; cutoff frequency; low-temperature fabrication process;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We fabricated 50-nm-gate InAlAs/InGaAs high electron mobility transistors (HEMTs) lattice-matched to InP substrates by using a conventional process under low temperatures, below 300 degreesC, to prevent fluorine contamination and suppress possible diffusion of the Si-delta -doped sheet in the electron-supply layer, and measured the DC and RF performance of the transistors. The DC measurement showed that the maximum transconductance g(m) of a 50-nm-gate HEMT is about 0.91 S/mm. The cutoff frequency f(T) of our 50-nm-gate HEMT is 362 GHz, which is much higher than the values reported for previous 50-nm-gate lattice-matched HEMTs. The excellent RF performance of our HEMTs results from a shortening of the lateral extended range of charge control by the drain field, and this may have been achieved because the low-temperature fabrication process suppressed degradation of epitaxial structure.
引用
收藏
页码:1328 / 1334
页数:7
相关论文
共 16 条
[1]   SHORT-CHANNEL EFFECTS IN SUBQUARTER-MICROMETER-GATE HEMTS - SIMULATION AND EXPERIMENT [J].
AWANO, Y ;
KOSUGI, M ;
KOSEMURA, K ;
MIMURA, T ;
ABE, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (10) :2260-2266
[2]   ELIMINATION OF MESA-SIDEWALL GATE LEAKAGE IN INA1AS/INGAAS HETEROSTRUCTURES BY SELECTIVE SIDEWALL RECESSING [J].
BAHL, SR ;
DELALAMO, JA .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (04) :195-197
[3]   A NEW METHOD FOR DETERMINING THE FET SMALL-SIGNAL EQUIVALENT-CIRCUIT [J].
DAMBRINE, G ;
CAPPY, A ;
HELIODORE, F ;
PLAYEZ, E .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1988, 36 (07) :1151-1159
[4]  
ENDOH A, UNPUB
[5]  
Endoh Y, 2000, ADV COND MAT SCI, V2, P87
[6]   DELAY TIME ANALYSIS FOR 0.4-MUM TO 5-MUM-GATE INALAS-INGAAS HEMTS [J].
ENOKI, T ;
ARAI, K ;
ISHII, Y .
IEEE ELECTRON DEVICE LETTERS, 1990, 11 (11) :502-504
[7]   0.05-MU-M-GATE INALAS/INGAAS HIGH-ELECTRON-MOBILITY TRANSISTOR AND REDUCTION OF ITS SHORT-CHANNEL EFFECTS [J].
ENOKI, T ;
TOMIZAWA, M ;
UMEDA, Y ;
ISHII, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1994, 33 (1B) :798-803
[8]   Degradation mechanism of the AlInAs/GaInAs high electron mobility transistor due to fluorine incorporation [J].
Hayafuji, N ;
Yamamoto, Y ;
Ishida, T ;
Sato, K .
APPLIED PHYSICS LETTERS, 1996, 69 (26) :4075-4077
[9]  
MIMURA T, 1980, JPN J APPL PHYS, V19, P225
[10]   50-NM SELF-ALIGNED-GATE PSEUDOMORPHIC ALINAS GAINAS HIGH ELECTRON-MOBILITY TRANSISTORS [J].
NGUYEN, LD ;
BROWN, AS ;
THOMPSON, MA ;
JELLOIAN, LM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (09) :2007-2014