Analytical approach for soft error rate estimation in digital circuits

被引：43

作者：

Asadi, G ^{[1
]}

Tahoori, MB ^{[1
]}

机构：

[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISCAS.2005.1465256

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Soft errors due to cosmic rays cause reliability problems during lifetime operation of digital systems, which increase exponentially with Moore's law. The first step in developing efficient soft error tolerant schemes is to analyze the effect of soft errors at the system level. In this work we develop a systematic approach for soft error rate estimation. Experiments on benchmark circuits and comparison of the results with random fault injection (previous work) show that our proposed method is on average 95% accurate while 4-5 orders of magnitude faster.

引用

页码：2991 / 2994

页数：4

共 50 条

[41] ALPHA-PARTICLE-INDUCED SOFT ERROR RATE IN VLSI CIRCUITS
SAIHALASZ, GA
WORDEMAN, MR
DENNARD, RH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) : 725 - 731
[42] Layout-aware Soft Error Rate Estimation Technique for Integrated Circuits under the Environment with Energetic Charged Particles
Balbekov, A. O.
Gorbunov, M. S.
Bobkov, S. G.
INTERNATIONAL CONFERENCE ON PARTICLE PHYSICS AND ASTROPHYSICS, 2017, 798
[43] Characterizing, modeling, and analyzing soft error propagation in asynchronous and synchronous digital circuits
Hamad, Ghaith Bany
Hasan, Syed Rafay
Mohamed, Otmane Ait
Savaria, Yvon
MICROELECTRONICS RELIABILITY, 2015, 55 (01) : 238 - 250
[44] CARROT - A tool for fast and accurate soft error rate estimation
Bountas, Dimitrios
Stamoulis, Georgios I.
EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2006, 4017 : 331 - 338
[45] Analytical Method to Evaluate Soft Error Rate Due to Alpha Contamination
Kaouache, A.
Wrobel, F.
Saigne, F.
Touboul, A. D.
Schrimpf, R. D.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (06) : 4059 - 4066
[46] A Novel Gate Grading Approach for Soft Error Tolerance in Combinational Circuits
Ansari, Mohammad Saeed
Mahani, Ali
Han, Jie
Cockburn, Bruce F.
2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
[47] Error Estimation and Error Reduction With Input-Vector Profiling for Timing Speculation in Digital Circuits
Wang, Xiaowen
Robinson, William H.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (02) : 385 - 389
[48] A Novel Non-Parametric Iterative Soft Bit Error Rate Estimation Technique for Digital Communications Systems
Saoudi, Samir
Ait-Idir, Tarik
Mochida, Yukou
2011 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2011,
[49] Reducing soft error rate in logic circuits through approximate logic functions
Sierawski, Brian D.
Bhuva, Bharat L.
Massengill, Lloyd W.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3417 - 3421
[50] Thermal neutron induced soft error rate measurement in semiconductor memories and circuits
C. Çelik
K. Ünlü
K. Ramakrishnan
R. Rajaraman
V. Narayanan
M. J. Irwin
Y. Xie
Journal of Radioanalytical and Nuclear Chemistry, 2008, 278 : 509 - 512

← 1 2 3 4 5 →