Analytical approach for soft error rate estimation in digital circuits

被引：43

作者：

Asadi, G ^{[1
]}

Tahoori, MB ^{[1
]}

机构：

[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISCAS.2005.1465256

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Soft errors due to cosmic rays cause reliability problems during lifetime operation of digital systems, which increase exponentially with Moore's law. The first step in developing efficient soft error tolerant schemes is to analyze the effect of soft errors at the system level. In this work we develop a systematic approach for soft error rate estimation. Experiments on benchmark circuits and comparison of the results with random fault injection (previous work) show that our proposed method is on average 95% accurate while 4-5 orders of magnitude faster.

引用

页码：2991 / 2994

页数：4

共 50 条

[31] A Fast Soft Bit Error Rate Estimation Method
Saoudi, Samir
Derham, Thomas
Ait-Idir, Tarik
Coupe, Patrice
EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2010,
[32] Soft Error Rate Estimation with TCAD and Machine Learning
Hashimoto, Masanori
Liao, Wang
Hirokawa, Soichi
2017 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2017), 2017, : 129 - 132
[33] A Fast Soft Bit Error Rate Estimation Method
Samir Saoudi
Thomas Derham
Tarik Ait-Idir
Patrice Coupe
EURASIP Journal on Wireless Communications and Networking, 2010
[34] Soft output bit error rate estimation for WCDMA
Smit, LT
Smit, GJM
Hurink, JL
Kokkeler, ABJ
PERSONAL WIRELESS COMMUNICATIONS, PROCEEDINGS, 2003, 2775 : 448 - 457
[35] A Placement-aware Soft Error Rate Estimation of Combinational Circuits for Multiple Transient Faults in CMOS Technology
Paliaroutis, Georgios Ioannis
Tsoumanis, Pelopidas
Evmorfopoulos, Nestor
Dimitriou, George
Stamoulis, Georgios I.
2018 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2018,
[36] Error Rate Estimation for Defective Circuits via Ones Counting
Pan, Zhaoliang
Breuer, Melvin A.
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (01)
[37] CALCULATION OF THE SOFT ERROR RATE OF SUBMICRON CMOS LOGIC-CIRCUITS
JUHNKE, T
KLAR, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (07) : 830 - 834
[38] COSMIC-RAY INDUCED SOFT ERROR RATE IN VLSI CIRCUITS
SAIHALASZ, GA
IEEE ELECTRON DEVICE LETTERS, 1983, 4 (06) : 172 - 174
[39] Impact of Supply Voltage and Frequency on the Soft Error Rate of Logic Circuits
Mahatme, N. N.
Gaspard, N. J.
Jagannathan, S.
Loveless, T. D.
Bhuva, B. L.
Robinson, W. H.
Massengill, L. W.
Wen, S-J
Wong, R.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (06) : 4200 - 4206
[40] Tunable transient filters for soft error rate reduction in combinational circuits
Zhou, Quming
Choudhury, Mihir R.
Mohanram, Kartik
PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 179 - 184

← 1 2 3 4 5 →