Application-specific architectures for energy-efficient database query processing and optimization

被引：2

作者：

Haas, Sebastian ^{[1
]}

Scholze, Stefan ^{[2
]}

Hoeppner, Sebastian ^{[2
]}

Ungethuem, Annett ^{[3
]}

Mayr, Christian ^{[2
]}

Schueffay, Rene ^{[2
]}

Lehner, Wolfgang ^{[3
]}

Fettweis, Gerhard ^{[1
]}

机构：

[1] Tech Univ Dresden, Vodafone Chair Mobile Commun Syst, Dresden, Germany

[2] Tech Univ Dresden, Chair Highly Parallel VLSI Syst & Neuromicroelect, Dresden, Germany

[3] Tech Univ Dresden, Database Syst Grp, Dresden, Germany

来源：

MICROPROCESSORS AND MICROSYSTEMS | 2017年 / 55卷

关键词：

Application-specific instruction-set processor; Application-specific integrated circuit; System-on-chip; Database systems; Query processing; JOINS;

D O I：

10.1016/j.micpro.2017.10.002

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Data processing on a continuously growing volume of data and the increasing power restrictions have become an ubiquitous challenge in our world today. Besides parallel computing, a promising approach to improve the energy efficiency of current systems is to integrate specialized hardware. This paper presents two application specific architectures to accelerate basic database operators frequently used in modem database systems: an extended instruction set based on a given Cadence Tensilica processor (ASIP) and a comparable application specific integrated circuit (ASIC). The ASIP is implemented in a system-on-chip and manufactured in a 28 nm CMOS technology to realize measurements of performance and power consumption. Furthermore, the comparison with the ASIC blocks allows to quantify the results with the ASIP approach in terms of throughput, area, and energy efficiency as well as to discuss the capabilities and limitations when accelerating selected database operators.

引用

页码：119 / 130

页数：12

共 54 条

[1]

[Anonymous], 2011, ISCA

[2]

[Anonymous], 2011, WS on Accelerating Data Management Systems Using Modern Processor and Storage Architectures

[3]

ARM, 2009, INTR NEON DEV ART

[4]

Arnold O., 2014, HASHI APPL SPECIFIC, P25

[5] Multi-Core, Main-Memory Joins: Sort vs. Hash Revisited [J].

Balkesen, Cagri ;

Alonso, Gustavo ;

Teubner, Jens ;

Oezsu, M. Tamer .

PROCEEDINGS OF THE VLDB ENDOWMENT, 2013, 7 (01) :85-96

[6] Internet of Things: Applications and Challenges in Technology and Standardization [J].

Bandyopadhyay, Debasis ;

Sen, Jaydip .

WIRELESS PERSONAL COMMUNICATIONS, 2011, 58 (01) :49-69

[7] Memory-Efficient Hash Joins [J].

Barber, R. ;

Lohman, G. ;

Pandis, I. ;

Raman, V. ;

Sidle, R. ;

Attaluri, G. ;

Chainani, N. ;

Lightstone, S. ;

Sharpe, D. .

PROCEEDINGS OF THE VLDB ENDOWMENT, 2014, 8 (04) :353-364

[8]

Becher A, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P192, DOI 10.1109/FPT.2015.7393148

[9]

Brell S., 2014, GPU ACCELERATED DATA, P1, DOI [10.1007/978-3-662-45761-0_1, DOI 10.1007/978-3-662-45761-0_1]

[10]

Cadence, 2016, TECHNICAL REPORT

← 1 2 3 4 5 6 →