Design, characterization and signal integrity analysis of a 2.5 Gb/s high-speed serial interface for automotive applications overarching the chip/PCB wall

被引：0
|
作者：
Cossettini, A. [1 ]
Cristofoli, A. [1 ,2 ]
Grollitsch, W. [2 ]
Alves, L. [2 ]
Nonis, R. [2 ]
Della Ricca, L. [2 ]
Palestri, P. [1 ]
Selmi, L. [1 ]
机构：
[1] Univ Udine, Udine, Italy
[2] Infineon Technol, Villach, Austria
来源：
2015 IEEE 1ST INTERNATIONAL FORUM ON RESEARCH AND TECHNOLOGIES FOR SOCIETY AND INDUSTRY (RTSI 2015) PROCEEDINGS | 2015年
关键词：
Automotive; eye diagram; high-speed serial link; jitter; source series terminated (SST) driver; NM CMOS TECHNOLOGY; 90-NM CMOS; TRANSMITTER; TRANSCEIVER; LINK; DFE; 4-TAP; FFE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 2.5 Gb/s high-speed serial transmitter for automotive applications has been designed and a circuit/package/board integrated simulation procedure has been set up, enabling the co-design of High-Speed-Serial Interfaces. This simulation methodology employs transistor level models of the transmitter combined with physical-based models of the transmission channel, thus no simplified behavioral models are needed. Model/hardware correlation is reported, including eye closure and jitter effects. Good mutual agreement is found between experiments and simulations.
引用
收藏
页数：5
相关论文
共 44 条
  • [1] Research on High-speed PCB Design Based on Signal Integrity Analysis
    Zhao Ying
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS RESEARCH AND MECHATRONICS ENGINEERING, 2015, 121 : 1956 - 1959
  • [2] Air Isolated High-Speed PCB Connector's Signal Integrity Design
    Kuang Shenqing
    Hu Le
    Zhao Mingmin
    Dai Hepeng
    ISAPE 2008: THE 8TH INTERNATIONAL SYMPOSIUM ON ANTENNAS, PROPAGATION AND EM THEORY, PROCEEDINGS, VOLS 1-3, 2008, : 1058 - +
  • [3] Signal Integrity Characterization of High-Speed DDR Interface
    Kato, Takuya
    Yamamoto, Shintaro
    Sudo, Toshio
    Ono, Yasushi
    Takahashi, Eiji
    Yamada, Toru
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [4] Signal Integrity Problems in the Design of High-Speed Serial Communication Devices
    Sevcik, B.
    Brancik, L.
    TSP 2010: 33RD INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING, 2010, : 426 - 431
  • [5] Reflection Budgeting Methodology for High-Speed Serial Link Signal Integrity Design
    Allred R.J.
    Furse C.M.
    Progress In Electromagnetics Research B, 2021, 91 : 59 - 77
  • [6] Energy-Aware Signal Integrity Analysis for High-Speed PCB Links
    Mueller, Sebastian
    Reuschel, Torsten
    Rimolo-Donadio, Renato
    Kwark, Young H.
    Bruens, Heinz-Dietrich
    Schuster, Christian
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2015, 57 (05) : 1226 - 1234
  • [7] Return Loss Characterization and Analysis of High-Speed Serial Interface
    Beyene, Wendemagegnehu T.
    Madden, Chris
    Vaidya, Nikhil
    Lan, Hai
    2015 IEEE 24TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2015, : 203 - 205
  • [8] A 2Gb/s high-speed scalable shift-register based on-chip serial communication design for SoC applications
    Wey, IC
    Chang, LH
    Chen, YG
    Chang, SH
    Wu, AY
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1074 - 1077
  • [9] Comprehensive analysis of the impact of via design on high-speed signal integrity
    Chang, Weng Yew Richard
    See, Kye Yak
    Chua, Eng Kee
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 262 - +
  • [10] Signal Integrity Ensured Through Impedance Characterization of Advanced High-Speed Design
    Amedeo, Alexandre
    Gautier, Cyrille
    Costa, Francois
    Bernard, Laurent
    2009 20TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, 2009, : 137 - +
12345