Adaptive Clocking System for Improved Power Efficiency in a 28nm x86-64 Microprocessor

被引：0
|
作者：
Grenat, Aaron [1 ]
Pant, Sanjay [1 ]
Rachala, Ravinder [1 ]
Naffziger, Samuel [2 ]
机构：
[1] AMD, Austin, TX 78719 USA
[2] AMD, Ft Collins, CO USA
来源：
2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC) | 2014年 / 57卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：106 / +
页数：3
相关论文
共 50 条
  • [21] A 3.15pJ/cyc 32-bit RISC CPU with Timing-Error Prevention and Adaptive Clocking in 28nm CMOS
    Hiienkari, Markus
    Teittinen, Jukka
    Koskinen, Lauri
    Turnquist, Matthew
    Kaltiokallio, Mikko
    Makipaa, Jani
    Rantala, Arto
    Sopanen, Matti
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [22] An improved low power high speed full adder design with 28nm for extended region of operation
    Jena, Deepak K.
    Lal, R. K.
    Malik, Rakesh
    Sen, Apurva
    Geda, Jeswanth K.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATION AND COMPUTATIONAL ENGINEERING (ICECCE), 2014, : 137 - 141
  • [23] Power Dissipation Effects on 28nm FPGA-Based System on Chips Neutron Sensitivity
    Bruni, G.
    Rech, P.
    Tambara, L.
    Nazar, G. L.
    Kastensmidt, F. L.
    Reis, R.
    Paccagnella, A.
    2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
  • [24] A 60GHz CMOS Power Amplifier with Combined Adaptive-Bias and Linearizer in 28nm Process
    Jung, Kyung Pil
    Jang, Tae Hwan
    Choi, Oung Soon
    Park, Chul Soon
    2022 52ND EUROPEAN MICROWAVE CONFERENCE (EUMC), 2022,
  • [25] A 60GHz CMOS Power Amplifier with Combined Adaptive-Bias and Linearizer in 28nm Process
    Jung, Kyung Pil
    Jang, Tae Hwan
    Choi, Oung Soon
    Park, Chul Soon
    2022 52ND EUROPEAN MICROWAVE CONFERENCE (EUMC), 2022,
  • [26] A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide AVFS System
    Shan, Weiwei
    Dai, Wentao
    Wan, Liang
    Lu, Minyi
    Shi, Longxing
    Seok, Mingoo
    Yang, Jun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (03) : 826 - 836
  • [27] A 28nm FD-SOI Standard Cell 0.6-1.2V Open-Loop Frequency Multiplier for Low Power SoC Clocking
    Cochet, Martin
    Clerc, Sylvain
    Naceur, Mehdi
    Schamberger, Pierre
    Croain, Damien
    Autran, Jean-Luc
    Roche, Philipe
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1206 - 1209
  • [28] A Fully Integrated 28nm Bluetooth Low-Energy Transmitter with 36% System Efficiency at 3dBm
    Kuo, Feng-Wei
    Babaie, Masoud
    Chen, Ron
    Yen, Kyle
    Chien, Jinn-Yeh
    Cho, Lanchou
    Kuo, Fred
    Jou, Chewn-Pu
    Hsueh, Fu-Lung
    Staszewski, Robert Bogdan
    ESSCIRC CONFERENCE 2015 - 41ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC), 2015, : 356 - 359
  • [29] A 4-to-11GHz Injection-Locked Quarter-Rate Clocking for an Adaptive 153fJ/b Optical Receiver in 28nm FDSOI CMOS
    Raj, Mayank
    Saeedi, Saman
    Emami, Azita
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 404 - +
  • [30] Power measurements and cooling of the DOME 28nm 1.8GHz 24-thread ppc64 μServer compute node
    Luijten, Ronald P.
    Cossale, Matteo
    Clauberg, Rolf
    Doering, Andreas
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
12345