A Location-Independent Direct Link Neuromorphic Interface

被引:0
作者
Rast, Alexander D. [1 ]
Partzsch, Johannes [1 ]
Mayr, Christian [2 ]
Schemmel, Johannes [2 ,3 ]
Hartmann, Stefan [2 ]
Plana, Luis A. [1 ]
Temple, Steve [1 ]
Lester, David R. [1 ]
Schueffny, Rene [2 ]
Furber, Steve [1 ]
机构
[1] Univ Manchester, Sch Comp Sci, Manchester, Lancs, England
[2] Tech Univ Dresden, Dresden, Germany
[3] Heidelberg Univ, D-69115 Heidelberg, Germany
来源
2013 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN) | 2013年
基金
英国工程与自然科学研究理事会;
关键词
INFRASTRUCTURE; NETWORKS; MODEL; CHIP;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
With neuromorphic hardware rapidly moving towards large-scale, possibly immovable systems capable of implementing brain-scale neural models in hardware, there is an emerging need to be able to integrate multi-system combinations of sensors and cortical processors over distributed, multisite configurations. If there were a standard, direct interface allowing large systems to communicate using native signalling, it would be possible to use heterogeneous resources efficiently according to their task suitability. We propose a UDP-based AER spiking interface that permits direct bidirectional spike communications over standard networks, and demonstrate a practical implementation with two large-scale neuromorphic systems, BrainScaleS and SpiNNaker. Internally, the interfaces at either end appear as interceptors which decode and encode spikes in a standardised AER address format onto UDP frames. The system is able to run a spiking neural network distributed over the two systems, in both a side-by-side setup with a direct cable link and over the Internet between 2 widely spaced sites. Such a model not only realises a solution for connecting remote sensors or processors to a large, central neuromorphic simulation platform, but also opens possibilities for interesting automated remote neural control, such as parameter tuning, for large, complex neural systems, and suggests methods to overcome differences in timescale and simulation model between different platforms. With its entirely standard protocol and physical layer, the interface makes large neuromorphic systems a distributed, accessible resource available to all.
引用
收藏
页数:8
相关论文
共 22 条
[1]   High-Speed Embedded-Object Analysis Using a Dual-Line Timed-Address-Event Temporal-Contrast Vision Sensor [J].
Belbachir, Ahmed Nabil ;
Hofstaetter, Michael ;
Litzenberger, Martin ;
Schoen, Peter .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (03) :770-783
[2]   Fully digital AER convolution chip for vision processing [J].
Camunas-Mesa, Luis ;
Acosta-Jimenez, Antonio ;
Serrano-Gotarredona, Teresa ;
Linares-Barranco, Bernabe .
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :652-655
[3]   AER EAR: A matched silicon cochlea pair with address event representation interface [J].
Chan, Vincent ;
Liu, Shih-Chii ;
van Schaik, Andre .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (01) :48-59
[4]   A multichip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity [J].
Chicca, Elisabetta ;
Whatley, Adrian M. ;
Lichtsteiner, Patrick ;
Dante, Vittorio ;
Delbruck, Tobias ;
Del Giudice, Paolo ;
Douglas, Rodney J. ;
Indiveri, Giacomo .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (05) :981-993
[5]  
Davison Andrew P, 2008, Front Neuroinform, V2, P11, DOI 10.3389/neuro.11.011.2008
[6]   A serial communication infrastructure for multi-chip address event systems [J].
Fasnacht, Daniel B. ;
Whatley, Adrian M. ;
Indiveri, Giacomo .
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :648-651
[7]  
Furber S., 2012, Computers, IEEE Transactions on, VPP, P1
[8]  
Galluppi F, 2010, LECT NOTES COMPUT SC, V6443, P58, DOI 10.1007/978-3-642-17537-4_8
[9]   A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity [J].
Indiveri, G ;
Chicca, E ;
Douglas, R .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2006, 17 (01) :211-221
[10]   SpiNNaker: Mapping Neural Networks onto a Massively-Parallel Chip Multiprocessor [J].
Khan, M. M. ;
Lester, D. R. ;
Plana, L. A. ;
Rast, A. ;
Jin, X. ;
Painkras, E. ;
Furber, S. B. .
2008 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-8, 2008, :2849-2856