Service-Oriented Architecture on FPGA-Based MPSoC

被引:27
作者
Wang, Chao [1 ]
Li, Xi [1 ]
Chen, Yunji [2 ]
Zhang, Youhui [3 ]
Diessel, Oliver [4 ]
Zhou, Xuehai [1 ]
机构
[1] Univ Sci & Technol China, Hefei 230027, Anhui, Peoples R China
[2] Chinese Acad Sci, Inst Comp Technol, Beijing 100190, Peoples R China
[3] Tsinghua Univ, Dept Comp Sci, Beijing 100084, Peoples R China
[4] Univ New South Wales, Sydney, NSW 2052, Australia
基金
美国国家科学基金会;
关键词
Service-oriented architecture; multiprocessor; system on chip; CONVOLUTIONAL NEURAL-NETWORKS; COPROCESSOR; PROCESSOR;
D O I
10.1109/TPDS.2017.2701828
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The integration of software services-oriented architecture (SOA) and hardware multiprocessor system-on-chip (MPSoC) has been pursued for several years. However, designing and implementing a service-oriented system for diverse applications on a single chip has posed significant challenges due to the heterogeneous architectures, programming interfaces, and software tool chains. To solve the problem, this paper proposes SoSoC, a service-oriented system-on-chip framework that integrates both embedded processors and software defined hardware accelerators s as computing services on a single chip. Modeling and realizing the SOA design principles, SoSoC provides well-defined programming interfaces for programmers to utilize diverse computing resources efficiently. Furthermore, SoSoC can provide task level parallelization and significant speedup to MPSoC chip design paradigms by providing out-of-order execution scheme with hardware accelerators. To evaluate the performance of SoSoC, we implemented a hardware prototype on Xilinx Virtex5 FPGA board with EEMBC benchmarks. Experimental results demonstrate that the service componentization over original version is less than 3 percent, while the speedup for typical software Benchmarks is up to 372x. To show the portability of SoSoC, we implement the convolutional neural network as a case study on both Xilinx Zynq and Altera DE5 FPGA boards. Results show the SoSoC outperforms state-of-the-art literature with great flexibility.
引用
收藏
页码:2993 / 3006
页数:14
相关论文
共 34 条
[1]  
Bai XY, 2007, P INT COMP SOFTW APP, P368
[2]   A Programmable Parallel Accelerator for Learning and Classification [J].
Cadambi, Srihari ;
Majumdar, Abhinandan ;
Becchi, Michela ;
Chakradhar, Srimat ;
Graf, Hans Peter .
PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, :273-283
[3]  
Castrillon Jeronimo, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P587, DOI 10.1145/1687399.1687508
[4]  
Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
[5]  
Chao Wang, 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P495, DOI 10.1109/FPL.2012.6339263
[6]  
Chao Wang, 2011, 2011 Proceedings of IEEE International Conference on Services Computing (SCC 2011), P709, DOI 10.1109/SCC.2011.26
[7]   DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning [J].
Chen, Tianshi ;
Du, Zidong ;
Sun, Ninghui ;
Wang, Jia ;
Wu, Chengyong ;
Chen, Yunji ;
Temam, Olivier .
ACM SIGPLAN NOTICES, 2014, 49 (04) :269-283
[8]   Service-oriented architecture for distributed publish/subscribe middleware in electronics production [J].
Delamer, Ivan M. ;
Lastra, Jose L. Martinez .
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2006, 2 (04) :281-294
[9]   CNP: AN FPGA-BASED PROCESSOR FOR CONVOLUTIONAL NETWORKS [J].
Farabet, Clement ;
Poulet, Cyril ;
Han, Jefferson Y. ;
LeCun, Yann .
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, :32-+
[10]  
Galuzzi C, 2008, LECT NOTES COMPUT SC, V4943, P209, DOI 10.1007/978-3-540-78610-8_21