On speeding-up vector restoration based static compaction of test sequences for sequential circuits

被引:16
作者
Guo, RF [1 ]
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA
来源
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS | 1998年
关键词
D O I
10.1109/ATS.1998.741658
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a technique to speed up restoration-based static test sequence compaction for synchronous sequential circuits. The proposed algorithm reverses the order of the test vectors during restoration. Specifically, every time a subsequence of T is restored to detect a subset of faults, the subsequence is placed cat the end of the compacted sequence denoted by T-p. In this way, a fault detected by T-p is guaranteed to remain detected by T-p at the end of the compaction process, and need not be resimulated as was the case with some of the earlier restoration based compaction methods. Experimental results presented in this paper demonstrate the effectiveness of the proposed procedure.
引用
收藏
页码:467 / 471
页数:5
相关论文
共 11 条
[1]  
CORNO F, 1997, P VLSI TEST S APR, P188
[2]   Procedures for static compaction of test sequences for synchronous sequential circuits based on vector restoration [J].
Guo, RF ;
Pomeranz, I ;
Reddy, SM .
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, :583-587
[3]   State relaxation based subsequence removal for fast static compaction in sequential circuits [J].
Hsiao, MS ;
Chakradhar, ST .
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, :577-582
[4]   Fast algorithms for static compaction of sequential circuit test vectors [J].
Hsiao, MS ;
Rudnick, EM ;
Patel, JH .
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, :188-195
[5]  
HSIAO MS, 1996, P 1996 EUR DES TEST, P22
[6]  
Lee H. K., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P336, DOI 10.1109/DAC.1992.227782
[7]  
LEE HK, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P10, DOI 10.1109/ICCAD.1993.580024
[8]   TEST COMPACTION FOR SEQUENTIAL-CIRCUITS [J].
NIERMANN, TM ;
ROY, RK ;
PATEL, JH ;
ABRAHAM, JA .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (02) :260-267
[9]   Vector restoration based static compaction of test sequences for synchronous sequential circuits [J].
Pomeranz, I ;
Reddy, SM .
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, :360-365
[10]   On static compaction of test sequences for synchronous sequential circuits [J].
Pomeranz, I ;
Reddy, SM .
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, :215-220