共 9 条
- [1] [Anonymous], 1997, SEMICONDUCTOR IND AS
- [2] Chen Z. W., 2009, IEEE AS PAC C POSTGR, P69
- [3] Calibration of open interconnect yield models [J]. 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 26 - 33
- [4] Non-tree routing for reliability and yield improvement [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 260 - 266
- [7] PANITZ P, 2008, ACM GREAT LAK S VLSI, P17
- [8] Hybrid structured clock network construction [J]. ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 333 - 336
- [9] Yan J.-T., 2009, ACM GREAT LAK S VLSI