Width-Constrained Wire Sizing for Non-Tree Interconnections

被引:0
作者
Chen, Zhi-Wei [1 ]
Yan, Jin-Tai [2 ]
机构
[1] Chung Hua Univ, Coll Engn, Hsinchu, Taiwan
[2] Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan
来源
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the use of non-tree topology in signal nets, the delay issue in non-tree topologies has become an important problem. In this paper, based on the transformation-based timing analysis for a non-tree interconnection, an iterative wire-sizing approach is proposed to assign feasible widths onto the wire segments to minimize the timing delay in the critical path for a non-tree interconnection under a maximum-width constraint. Compared with the original non-tree interconnection with the assignment of minimum width, the experimental results show that our proposed approach achieves 15.6%, 19.6% and 22.1% of delay reduction on the average under 0.36 mu m, 0.54 mu m and 0.72 mu m maximum-width constraints, respectively.
引用
收藏
页码:2586 / 2589
页数:4
相关论文
共 9 条
  • [1] [Anonymous], 1997, SEMICONDUCTOR IND AS
  • [2] Chen Z. W., 2009, IEEE AS PAC C POSTGR, P69
  • [3] Calibration of open interconnect yield models
    de Vries, DK
    Simon, PLC
    [J]. 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 26 - 33
  • [4] Non-tree routing for reliability and yield improvement
    Kahng, AB
    Liu, B
    Mandoiu, II
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 260 - 266
  • [5] Wire sizing for non-tree topology
    Li, Zhuo
    Zhou, Ying
    Shi, Weiping
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (05) : 872 - 880
  • [6] NON-TREE ROUTING
    MCCOY, BA
    ROBINS, G
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (06) : 780 - 784
  • [7] PANITZ P, 2008, ACM GREAT LAK S VLSI, P17
  • [8] Hybrid structured clock network construction
    Su, HH
    Sapatnekar, SS
    [J]. ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 333 - 336
  • [9] Yan J.-T., 2009, ACM GREAT LAK S VLSI