Advanced Fan-Out Package SI/PI/Thermal Performance Analysis of Novel RDL Packages

被引:33
作者
You, Se-Ho [1 ]
Jeon, Seonghwan [1 ]
Oh, Dan [1 ]
Kim, Kilsoo [1 ]
Kim, Jaechoon [1 ]
Cha, Seung-Yong [1 ]
Kim, Gyoungbum [1 ]
机构
[1] Samsung Elect Co LTD SEC, Samsung Res & Dev Ctr, Package Dev Team, Hwaseong, South Korea
来源
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018) | 2018年
关键词
RDL(Redistribution Layer); Interposer; FO-SIP; FO-POP; RDL Interposer; Electrical; Signal Loss; Thermal;
D O I
10.1109/ECTC.2018.00199
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As 4th industry revolution becomes realization, more sophisticated mobile sets and servers are demanded that, in turn, necessitates advanced package technologies. For mobile applications, Package on package (POP) and interposer POP have been widely used. When a laminate organic substrate is replaced by wafer level process, the electrical and thermal performances are greatly enhanced. However, a significant cost is added due to new wafer-level packaging equipment. For network systems and high-performance computing server applications perspective, a silicon interposer is increasingly adapted to integrate HBM (High-Bandwidth Memory) with various controller or logic devices. The merits of fine line and space design rule of silicon interposer cannot be found in any other package platforms. However, the silicon interposers suffer from costly TSVs and the lossy substrate which limits electrical performance. In this paper, three RDL based platforms (FO-PLP, FO-SIP and RDL Interposer) are introduced. An adequate platform can be chosen by considering package size (FO-PLP for mobile applications), thermal performance (FO-SIP for intelligent devices in near-future), competitive cost (RDL Interposer for servers as in consumer products). Nevertheless, RDL based platforms and 2.5D silicon interposer are not cannibalizing one another.
引用
收藏
页码:1295 / 1301
页数:7
相关论文
共 18 条
  • [1] Signal and Power Integrity Analysis of High-Speed Links with Silicon Interposer
    Beyene, Wendemagegnehu
    Juneja, Nitin
    Hahm, Yeon-Chang
    Kollipara, Ravi
    Kim, Joohee
    [J]. 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1708 - 1715
  • [2] Chen X., 2011, P IEEE ASIC C ASICON, P25
  • [3] CHO K, 2018, IEEE T COMPON PACK T, V9, DOI DOI 10.1038/S41467-018-05153-0
  • [4] Cho KT, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P911
  • [5] Design and Analysis of Power Distribution Network (PDN) for High Bandwidth Memory (HBM) Interposer in 2.5D Terabyte/s Bandwidth Graphics Module
    Cho, Kyungjun
    Kim, Youngwoo
    Lee, Hyungsuk
    Kim, Heegon
    Choi, Sumin
    Kim, Subin
    Kim, Joungho
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 407 - 412
  • [6] Hong J., 2018, P EL COMP TECHN C EC
  • [7] Wafer-Level Integration of an Advanced Logic-Memory System Through the Second-Generation CoWoS Technology
    Hou, S. Y.
    Chen, W. Chris
    Hu, Clark
    Chiu, Christine
    Ting, K. C.
    Lin, T. S.
    Wei, W. H.
    Chiou, W. C.
    Lin, Vic J. C.
    Chang, Victor C. Y.
    Wang, C. T.
    Wu, C. H.
    Yu, Douglas
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) : 4071 - 4077
  • [8] Analysis and Comparison of Thermal Performance of Advanced Packaging Technologies for State-of-the-Art Mobile Applications
    Hsieh, Cheng-Chieh
    Wu, Chi-Hsi
    Yu, Douglas
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1430 - 1438
  • [9] Hwang T., 2018, P EL COMP TECHN C EC
  • [10] Kim G, 2014, ELEC COMP C, P354, DOI 10.1109/ECTC.2014.6897311