Timing error calibration in time-interleaved ADC by sampling clock phase adjustment

被引：0

作者：

Liu, Zheng ^{[1
]}

Honda, Kazutaka ^{[1
]}

Furuta, Masanori ^{[2
]}

Kawahito, Shoji ^{[2
]}

机构：

[1] Shizuoka Univ, Grad Sch Elect Sci & Technol, Hamamatsu, Shizuoka 4328011, Japan

[2] Shizuoka Univ, Res Inst Elect, Hamamatsu, Shizuoka 4328011, Japan

来源：

2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5 | 2007年

关键词：

timing error; calibration; time-interleaved; ADC;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Timing error between sampling and holding(S/H) channels for Time-interleaved Analog-to-Digital Converts(TiADCs) is caused by clock skew and RC(sampling resistance and capacitance) mismatch. This paper presents the measurement results of a prototype chip basd on our previous work[10], in which we showed timing error due to clock skew and RC mismatch can be calibrated simultaneously by adjusting the clock phase. The results show that the residule timing error can be reduce to 1-ps.

引用

页码：1179 / +

页数：2

共 50 条

[21] A Background Calibration for Joint Mismatch in the OFDM System With Time-Interleaved ADC
Shen, Haoyang
John, Deepu
Cardiff, Barry
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (09) : 3630 - 3634
[22] A Self-Calibrated Multiphase Timing System in Time-interleaved ADC
Sun, Jie
Wu, Jianhui
2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 292 - 295
[23] Digital background and blind calibration for clock skew error in time-interleaved analog-to-digital converters
Camarero, D
Naviner, JF
Loumeau, P
SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 228 - 232
[24] Analog calibration of channel mismatches in time-interleaved ADCs
Harpe, P. J. A.
Hegt, J. A.
van Roermund, A. H. M.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2009, 37 (02) : 301 - 318
[25] A new adaptive blind background calibration of gain and timing mismatch for a two-channel time-interleaved ADC
Nassiri, Mohammad Issvand
Rezvanyvardom, Mandi
MICROELECTRONICS JOURNAL, 2018, 77 : 26 - 33
[26] A Novel All-Digital Calibration Method for Timing Mismatch in Time-Interleaved ADC Based on Modulation Matrix
Liu, Sujuan
Zhao, Lin
Li, Shibo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (07) : 2955 - 2967
[27] Mixed-Signal Clock-Skew Calibration Technique for Time-Interleaved ADCs
Camarero, David
Ben Kalaia, Karim
Naviner, Jean-Francois
Loumeau, Patrick
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (11) : 3676 - 3687
[28] A Sampling Clock Skew Correction Technique for Time-Interleaved SAR ADCs
Prashanth, Daniel
Lee, Hae-Seung
2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 129 - 132
[29] The fast time-interleaved ADC channel mismatch calibration method based on equivalent sampling and dynamic reference point
Xiang Qian
Liu Hongqing
Wu Hengkui
Zhu Wenxing
PROCEEDINGS OF 2019 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), 2019, : 232 - 237
[30] All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters
Chen, Shuai
Wang, Luke
Zhang, Hong
Murugesu, Rosanah
Dunwell, Dustin
Carusone, Anthony Chan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (09) : 2552 - 2560

← 1 2 3 4 5 →