Impact of AlTaO Dielectric Capping on Device Performance and Reliability for Advanced Metal Gate/High-k PMOS Application

被引:1
|
作者
Lee, Bongmook [1 ,2 ]
Lichtenwalner, Daniel J. [3 ]
Novak, Steven R. [2 ]
Misra, Veena [2 ]
机构
[1] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27606 USA
[2] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27606 USA
[3] N Carolina State Univ, Dept Mat Sci & Engn, Raleigh, NC 27695 USA
基金
美国国家科学基金会;
关键词
Advanced gate stack; high-k dielectrics; V-T control; work-function modulation; WORK FUNCTION; GATE; MOSFETS;
D O I
10.1109/TED.2011.2160064
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have investigated the effect of ultrathin Al-Ta-based capping layers on HfO2 and experimentally demonstrated that, with proper Al and Ta composition, an AlTaO capping layer is a good candidate dielectric for PMOSFET devices. Lower threshold voltage and significantly improved mobility were observed with AlTaO capping without degrading the dielectric properties. The addition of Ta in an AlTaO structure produces d-states in the Al2O3 matrix, resulting in an additional V-T shift toward the PMOS band edge. This AlTaO capping layer not only modulates the device V-T suitably for PMOS applications but also retards Al diffusion through the HfO2 layer, preventing Al-caused mobility degradation. Furthermore, the incorporation of a capping layer can improve reliability characteristics during the negative bias stress.
引用
收藏
页码:2928 / 2935
页数:8
相关论文
共 50 条
  • [41] Study of Reliability Physics on High-k/Metal Gate and Power devices
    Niwa, M.
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 484 - 487
  • [42] Impact of post-metal deposition annealing temperature on performance and reliability of high-K metal-gate n-FinFETs
    Lin, Chien-Yu
    Chang, Ting-Chang
    Liu, Kuan-Ju
    Tsai, Jyun-Yu
    Chen, Ching-En
    Liu, Hsi-Wen
    Lu, Ying-Hsin
    Tseng, Tseung-Yuen
    Cheng, Osbert
    Huang, Cheng-Tung
    THIN SOLID FILMS, 2016, 620 : 30 - 33
  • [43] Materials science-based device performance engineering for metal gate high-k CMOS
    Toriumi, A.
    Kita, K.
    Tomida, K.
    Zhao, Y.
    Widiez, J.
    Nabatame, T.
    Ota, H.
    Hirose, M.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 53 - +
  • [44] Impact of Gate Length on the Performance of a Junctionless Dual Metal Transistor with High-k dielectrics
    Pravin, Charles
    Nirmal, D.
    Prajoon, P.
    Sharma, Altrin
    Menokey, Anuja M.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 291 - 294
  • [45] Integration of high-k/metal gate stacks for CMOS application
    Chen, D. Y.
    Lin, C. T.
    Hsu, Y. R.
    Chang, C. H.
    Wang, H. Y.
    Chiu, Y. S.
    Yu, C. H.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
  • [46] Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET
    Pradhan, K. P.
    Mohapatra, S. K.
    Sahu, P. K.
    Behera, D. K.
    MICROELECTRONICS JOURNAL, 2014, 45 (02) : 144 - 151
  • [47] Impact of Matched High-K Gate Dielectric based DG-MOSFET on SRAM performance
    Gupta, Mitashra
    Nandi, Ashutosh
    2017 4TH INTERNATIONAL CONFERENCE ON POWER, CONTROL & EMBEDDED SYSTEMS (ICPCES), 2017,
  • [48] High performance FDSOI CMOS technology with metal gate and high-k
    Doris, B. (dorisb@us.ibm.com), 2005, (Institute of Electrical and Electronics Engineers Inc.):
  • [49] Implementation of Synaptic Device Using Various High-k Gate Dielectric Stacks
    Seo, Young-Tak
    Park, Min-Kyu
    Bae, Jong-Ho
    Park, Byung-Gook
    Lee, Jong-Ho
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2020, 20 (07) : 4292 - 4297
  • [50] High performance FDSOI CMOS technology with metal gate and high-k
    Doris, B
    Kim, YH
    Linder, BP
    Steen, M
    Narayanan, V
    Boyd, D
    Rubino, J
    Chang, L
    Sleight, J
    Topol, A
    Sikorski, E
    Shi, L
    Wong, K
    Babich, K
    Zhang, Y
    Kirsch, P
    Newbury, J
    Walker, GF
    Carruthers, R
    D'Emic, C
    Kozlowski, P
    Jammy, R
    Guarini, KW
    Leong, M
    2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 214 - 215