Retiming synchronous data-flow graphs to reduce execution time

被引:13
|
作者
O'Neil, TW [1 ]
Sha, EHM
机构
[1] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA
[2] Univ Texas, Sch Engn & Comp Sci, Richardson, TX 75083 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/78.950794
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many common iterative or recursive DSP applications can be represented by synchronous data-flow graphs (SDFGs). A great deal of research has been done attempting to optimize such applications through retiming. However, despite its proven effectiveness in transforming single-rate data-flow graphs to equivalent DFGs with smaller clock periods, the use of retiming for attempting to reduce the execution time of synchronous DFGs has never been explored. In this paper, we do just this. We develop the basic definitions and results necessary to expres and study SDFGs. We review the problems faced when attempting to retime an SDFG in order to minimize clock period and then present algorithms for doing this. Finally, we demonstrate the effectiveness of our methods on several examples.
引用
收藏
页码:2397 / 2407
页数:11
相关论文
共 50 条
  • [1] On retiming synchronous data-flow graphs
    O'Neil, TW
    Sha, EHM
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2001, : 103 - 108
  • [2] Retiming for synchronous data flow graphs
    Liveris, N.
    Lint, C.
    Wang, J.
    Zhou, H.
    Banerjee, P.
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 480 - +
  • [3] Scheduling data-flow graphs via retiming and unfolding
    Chao, LF
    Sha, EHM
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1997, 8 (12) : 1259 - 1267
  • [4] Out-Of-Order Execution of Synchronous Data-Flow Networks
    Baudisch, Daniel
    Brandt, Jens
    Schneider, Klaus
    2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 168 - 175
  • [5] SCHEDULING SYNCHRONOUS DATA-FLOW GRAPHS FOR EFFICIENT LOOPING
    BHATTACHARYYA, SS
    LEE, EA
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (03): : 271 - 288
  • [6] Memory Bounds for the Distributed Execution of a Hierarchical Synchronous Data-Flow Graph
    Desnos, Karol
    Pelcat, Maxime
    Nezan, Jean-Francois
    Aridhi, Slaheddine
    2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 160 - 167
  • [7] INTERFACE-BASED HIERARCHY FOR SYNCHRONOUS DATA-FLOW GRAPHS
    Piat, Jonathan
    Bhattacharyya, Shuvra S.
    Raulet, Mickael
    SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 145 - +
  • [8] GraphCL: A Framework for Execution of Data-Flow Graphs on Multi-Device Platforms
    Moren, Konrad
    Goehringer, Diana
    30TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING (PDP 2022), 2022, : 116 - 121
  • [9] CONSISTENCY IN DATA-FLOW GRAPHS
    LEE, EA
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1991, 2 (02) : 223 - 235
  • [10] Availability Analysis for Synchronous Data-Flow Graphs in Mixed-Criticality Systems
    Medina, Roberto
    Borde, Etienne
    Pautet, Laurent
    2016 11TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2016,