MAGIC: Malicious Aging in Circuits/Cores

被引:28
作者
Karim, Naghmeh [1 ]
Kanuparthi, Arun Karthik [2 ]
Wang, Xueyang [3 ]
Sinanoglu, Ozgur [4 ]
Karri, Ramesh [3 ]
机构
[1] NYU, Brooklyn, NY 11201 USA
[2] Intel Corp, Secur Ctr Excellence, Hillsboro, OR 97124 USA
[3] NYU, Dept Elect & Comp Engn, Brooklyn, NY USA
[4] NYU, Dept Comp Engn, Abu Dhabi, U Arab Emirates
基金
美国国家科学基金会;
关键词
Security; Design; Performance; Hardware security; malicious aging acceleration; NBTI aging; NBTI; MINIMIZATION; DEGRADATION; GENERATION; MODEL;
D O I
10.1145/2724718
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance of an IC degrades over its lifetime, ultimately resulting in IC failure. In this article, we present a hardware attack (called MAGIC) to maliciously accelerate NBTI aging effects in cores. In this attack, we identify the input patterns that maliciously age the pipestages of a core. We then craft a program that generates these patterns at the inputs of the targeted pipestage. We demonstrate the MAGIC-based attack on the OpenSPARC processor. Executing this program dramatically accelerates the aging process and degrades the processor's performance by 10.92% in 1 month, bypassing existing aging mitigation and timing-error correction schemes. We also present two low-cost techniques to thwart the proposed attack.
引用
收藏
页数:25
相关论文
共 52 条
  • [11] A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance
    Bowman, Keith A.
    Tschanz, James W.
    Lu, Shih-Lien L.
    Aseron, Paolo A.
    Khellah, Muhammad M.
    Raychowdhury, Arijit
    Geuskens, Bibiche M.
    Tokunaga, Carlos
    Wilkerson, Chris B.
    Karnik, Tanay
    De, Vivek K.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (01) : 194 - 208
  • [12] Cha S.-C., 2014, Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing (SNPD), 2014 15th IEEE/ACIS International Conference on, P1
  • [13] Chakraborty A., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P597, DOI 10.1109/ASPDAC.2011.5722259
  • [14] A comprehensive framework for predictive modeling of negative bias temperature instability
    Chakravarthi, S
    Krishnan, AT
    Reddy, V
    Machala, CF
    Krishnan, S
    [J]. 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 273 - 282
  • [15] Corbetta S., 2012, ACM GREAT LAK S VLSI, P33
  • [16] Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
  • [17] Feng K. D., 2011, U. S. Patent, Patent No. 3247503
  • [18] The Time Dependent Defect Spectroscopy (TDDS) for the Characterization of the Bias Temperature Instability
    Grasser, T.
    Reisinger, H.
    Wagner, P. -J.
    Schanovsky, F.
    Goes, W.
    Kaczer, B.
    [J]. 2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 16 - 25
  • [19] Inkley Benson, 2008, DIGITAL THERMAL SENS
  • [20] Selective checkpointing and rollbacks in multithreaded distributed systems
    Kasbekar, M
    Das, CR
    [J]. 21ST INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, PROCEEDINGS, 2001, : 39 - 46