MAGIC: Malicious Aging in Circuits/Cores

被引:29
作者
Karim, Naghmeh [1 ]
Kanuparthi, Arun Karthik [2 ]
Wang, Xueyang [3 ]
Sinanoglu, Ozgur [4 ]
Karri, Ramesh [3 ]
机构
[1] NYU, Brooklyn, NY 11201 USA
[2] Intel Corp, Secur Ctr Excellence, Hillsboro, OR 97124 USA
[3] NYU, Dept Elect & Comp Engn, Brooklyn, NY USA
[4] NYU, Dept Comp Engn, Abu Dhabi, U Arab Emirates
基金
美国国家科学基金会;
关键词
Security; Design; Performance; Hardware security; malicious aging acceleration; NBTI aging; NBTI; MINIMIZATION; DEGRADATION; GENERATION; MODEL;
D O I
10.1145/2724718
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance of an IC degrades over its lifetime, ultimately resulting in IC failure. In this article, we present a hardware attack (called MAGIC) to maliciously accelerate NBTI aging effects in cores. In this attack, we identify the input patterns that maliciously age the pipestages of a core. We then craft a program that generates these patterns at the inputs of the targeted pipestage. We demonstrate the MAGIC-based attack on the OpenSPARC processor. Executing this program dramatically accelerates the aging process and degrades the processor's performance by 10.92% in 1 month, bypassing existing aging mitigation and timing-error correction schemes. We also present two low-cost techniques to thwart the proposed attack.
引用
收藏
页数:25
相关论文
共 52 条
[1]   Penelope :: The NBTI-Aware processor [J].
Abella, Jaume ;
Vera, Xavier ;
Gonzalez, Antonio .
MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, :85-+
[2]  
Abrishami Hamed., 2008, GLSVLSI 08, P29
[3]   Circuit failure prediction and its application to transistor aging [J].
Agarwal, Mridul ;
Paul, Bipul C. ;
Zhang, Ming ;
Mitra, Subhasish .
25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, :277-+
[4]   A comprehensive model for PMOS NBTI degradation: Recent progress [J].
Alam, M. A. ;
Kufluoglu, H. ;
Varghese, D. ;
Mahapatra, S. .
MICROELECTRONICS RELIABILITY, 2007, 47 (06) :853-862
[5]  
[Anonymous], 2015, COMPACT MODELING BTI
[6]  
[Anonymous], ACM IEEE T DESIGN AU
[7]   DIVA: A reliable substrate for deep submicron microarchitecture design [J].
Austin, TM .
32ND ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, (MICRO-32), PROCEEDINGS, 1999, :196-207
[8]   Predictive modeling of the NBTI effect for reliable design [J].
Bhardwaj, Sarvesh ;
Wang, Wenping ;
Vattikonda, Rakesh ;
Cao, Yu ;
Vrudhula, Sarma .
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, :189-192
[9]  
Bild DR, 2009, DES AUT TEST EUROPE, P148
[10]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718