Nanoscale electrical characterization of HfO2/SiO2 MOS gate stacks with enhanced -: CAFM

被引:0
|
作者
Nafría, J [1 ]
Blasco, X [1 ]
Porti, M [1 ]
Aguilera, L [1 ]
Aymerich, X [1 ]
Petry, J [1 ]
Vandervorst, W [1 ]
机构
[1] Univ Autonoma Barcelona, Dept Elect Engn, E-08193 Bellaterra, Spain
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The conduction and dielectric breakdown (BD) of an ultra-thin HfO2/SiO2 gate stack is studied at the nanoscale. With this purpose, an Enhanced Conductive Atomic Force Microscope (a CAFM with extended electrical performance) has been developed. Using this new set up, different conduction modes have been observed before BD, which can be masked during standard tests. The study of the BD spots has revealed that, as for SiO2, the BD of the stack leads to modifications in the topography images and high conductive spots in the current images.
引用
收藏
页码:65 / 68
页数:4
相关论文
共 50 条
  • [1] Nanoscale post-breakdown conduction of HfO2/SiO2 MOS gate stacks studied by enhanced-CAFM
    Blasco, X
    Nafría, M
    Aymerich, X
    Pétry, J
    Vandervorst, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2817 - 2819
  • [2] Charge trapping and degradation of HfO2/SiO2 MOS gate stacks observed with enhanced CAFM
    Aguilera, L
    Porti, M
    Nafría, M
    Aymerich, X
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (03) : 157 - 159
  • [3] Comparison Of SiO2 and HfO2/SiO2 gate stacks electrical behaviour at a nanometre scale with CAFM
    Blasco, X
    Nafría, M
    Aymerich, X
    Vandervorst, W
    ELECTRONICS LETTERS, 2005, 41 (12) : 719 - 721
  • [4] Pre- and post-BD electrical conduction of stressed HfO2/SiO2 MOS gate stacks observed at the nanoscale
    Aguilera, L
    Porti, M
    Nafría, M
    Aymerich, X
    MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1390 - 1393
  • [5] Analysis of the degradation of HfO2/SiO2 gate stacks using nanoscale and device level techniques
    Aguilera, L.
    Amat, E.
    Rodriguez, R.
    Porti, M.
    Nafria, M.
    Aymerich, X.
    MICROELECTRONIC ENGINEERING, 2007, 84 (5-8) : 1618 - 1621
  • [6] Preliminary study of the breakdown strength of TiN/HfO2/SiO2/Si MOS gate stacks
    Southwick, Richard G., III
    Elgin, Mark C.
    Bersuker, Gennadi
    Choi, Rino
    Knowlton, William B.
    2006 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2006, : 146 - +
  • [7] Spatial distributions of trapping centers in HfO2/SiO2 gate stacks
    Heh, D
    Young, CD
    Brown, GA
    Hung, PY
    Diebold, A
    Bersuker, G
    Vogel, EM
    Bernstein, JB
    APPLIED PHYSICS LETTERS, 2006, 88 (15)
  • [8] The Influence of TiN Thickness and SiO2 Formation Method on the Structural and Electrical Properties of TiN/HfO2/SiO2 Gate Stacks
    Vellianitis, Georgios
    van Dal, Mark J. H.
    Boccardi, Guillaume
    Duriez, Blandine
    Voogt, Frans C.
    Kaiser, Monja
    Witters, Liesbeth
    Lander, Robert J. P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (07) : 1548 - 1553
  • [9] Electrical and physico-chemical characterization of HfO2/SiO2 gate oxide stacks prepared by atomic layer deposition
    Damlencourt, JF
    Renault, O
    Samour, D
    Papon, AM
    Leroux, C
    Martin, F
    Marthon, S
    Séméria, MN
    Garros, X
    SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1613 - 1616
  • [10] Temperature dependence of electrical properties for MOS capacitor with HfO2/SiO2 gate dielectric stack
    Yu, T.
    Jin, C. G.
    Dong, Y. J.
    Cao, D.
    Zhuge, L. J.
    Wu, X. M.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2013, 16 (05) : 1321 - 1327