共 50 条
[41]
An Efficient Hardware Implementation of H.264 TQ/IQT Module
[J].
2010 9TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS (ISETC),
2010,
:337-340
[42]
On hardware implementations of DCT and quantization blocks for H.264/AVC
[J].
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY,
2007, 47 (03)
:189-199
[43]
A low-complexity MPEG-2 to H.264/AVC wavefront intra-frame transcoder architecture
[J].
Journal of Real-Time Image Processing,
2019, 16
:1007-1023
[46]
Methodology and optimizing of multiple frame format buffering within FPGA H.264/AVC decoder with FRExt
[J].
MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
2008,
:271-+
[47]
New Integrated Architecture for H.264 Transform and Quantization Hardware Implementation
[J].
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,
2010,
:379-382
[48]
Intra Prediction for the Hardware H.264/AVC High Profile Encoder
[J].
Journal of Signal Processing Systems,
2014, 76
:11-17
[49]
Intra Prediction for the Hardware H.264/AVC High Profile Encoder
[J].
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY,
2014, 76 (01)
:11-17
[50]
H.264 Video Coding-Based Motion Estimation Architecture for Video Broadcasting from a Studio
[J].
Wireless Personal Communications,
2020, 115
:2851-2874