A Low Energy Adaptive Hardware for H.264 Multiple Reference Frame Motion Estimation

被引:10
作者
Aysu, Aydin [1 ]
Sayilar, Gokhan [1 ]
Hamzaoglu, Ilker [1 ]
机构
[1] Sabanci Univ, Fac Engn & Nat Sci, TR-34956 Istanbul, Turkey
关键词
H.264; Multiple Reference Frame Motion Estimation; Low Power; Hardware Implementation; FPGA; SELECTION ALGORITHM;
D O I
10.1109/TCE.2011.6018897
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multiple reference frame motion estimation (MRF ME) increases the video coding efficiency at the expense of increased computational complexity and energy consumption. Therefore, in this paper, a low complexity H.264 MRF ME algorithm and a low energy adaptive hardware for its real-time implementation are proposed. The proposed MRF ME algorithm reduces the computational complexity of MRF ME by using a dynamically determined number of reference frames for each Macroblock (MB) and early termination. The proposed H.264 MRF ME hardware is implemented in Verilog HDL. The proposed H.264 MRF ME hardware has 29-72% less energy consumption than an H.264 MRF ME hardware using 5 reference frames for all MBs with a negligible PSNR loss. Therefore, it can be used in consumer electronics products that require real-time video processing or compression with low power consumption.(1)
引用
收藏
页码:1377 / 1383
页数:7
相关论文
共 50 条
[41]   An Efficient Hardware Implementation of H.264 TQ/IQT Module [J].
Loukil, H. ;
Ben Atitallah, A. ;
Kadionik, P. ;
Masmoudi, N. .
2010 9TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS (ISETC), 2010, :337-340
[42]   On hardware implementations of DCT and quantization blocks for H.264/AVC [J].
Kordasiewicz, Roman ;
Shirani, Shahram .
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 47 (03) :189-199
[43]   A low-complexity MPEG-2 to H.264/AVC wavefront intra-frame transcoder architecture [J].
Milica Orlandić ;
Kjetil Svarstad .
Journal of Real-Time Image Processing, 2019, 16 :1007-1023
[44]   A low-complexity MPEG-2 to H.264/AVC wavefront intra-frame transcoder architecture [J].
Orlandic, Milica ;
Svarstad, Kjetil .
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2019, 16 (04) :1007-1023
[45]   An Adaptive True Motion Estimation Algorithm for Frame Rate Conversion of High Definition Video and Its Hardware Implementations [J].
Cetin, Mert ;
Hamzaoglu, Ilker .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (02) :923-931
[46]   Methodology and optimizing of multiple frame format buffering within FPGA H.264/AVC decoder with FRExt [J].
Lukowiak, M. ;
Sttots, T. .
MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, :271-+
[47]   New Integrated Architecture for H.264 Transform and Quantization Hardware Implementation [J].
Husemann, Ronaldo ;
Majolo, Mariano ;
Susin, Altamiro ;
Roesler, Valter ;
de Lima, Jose Valdeni .
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, :379-382
[48]   Intra Prediction for the Hardware H.264/AVC High Profile Encoder [J].
Mikołaj Roszkowski ;
Grzegorz Pastuszak .
Journal of Signal Processing Systems, 2014, 76 :11-17
[49]   Intra Prediction for the Hardware H.264/AVC High Profile Encoder [J].
Roszkowski, Mikolaj ;
Pastuszak, Grzegorz .
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 76 (01) :11-17
[50]   H.264 Video Coding-Based Motion Estimation Architecture for Video Broadcasting from a Studio [J].
Narasak Boonthep ;
Kosin Chamnongthai ;
Pranithan Phensadsaeng .
Wireless Personal Communications, 2020, 115 :2851-2874