共 50 条
[32]
Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC
[J].
Science China Information Sciences,
2012, 55
:2234-2242
[35]
HARDWARE IMPLEMENTATION OF FAST BLOCK MATCHING ALGORITHM IN FPGA FOR H.264/AVC
[J].
2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2,
2009,
:689-+
[36]
Sub-block Combination Fractional Motion Estimation Algorithms for H.264/AVC
[J].
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS),
2010,
:398-401
[37]
On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC
[J].
The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology,
2007, 47
:93-102
[38]
On hardware implementations of DCT and quantization blocks for H.264/AVC
[J].
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY,
2007, 47 (02)
:93-102
[39]
On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC
[J].
The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology,
2007, 47
:189-199
[40]
A Novel Hardware Architecture of Deblocking Filter in H.264/AVC
[J].
14TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL & COMPUTER ENGINEERING STA 2013,
2013,
:474-479