A Low Energy Adaptive Hardware for H.264 Multiple Reference Frame Motion Estimation

被引:10
作者
Aysu, Aydin [1 ]
Sayilar, Gokhan [1 ]
Hamzaoglu, Ilker [1 ]
机构
[1] Sabanci Univ, Fac Engn & Nat Sci, TR-34956 Istanbul, Turkey
关键词
H.264; Multiple Reference Frame Motion Estimation; Low Power; Hardware Implementation; FPGA; SELECTION ALGORITHM;
D O I
10.1109/TCE.2011.6018897
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multiple reference frame motion estimation (MRF ME) increases the video coding efficiency at the expense of increased computational complexity and energy consumption. Therefore, in this paper, a low complexity H.264 MRF ME algorithm and a low energy adaptive hardware for its real-time implementation are proposed. The proposed MRF ME algorithm reduces the computational complexity of MRF ME by using a dynamically determined number of reference frames for each Macroblock (MB) and early termination. The proposed H.264 MRF ME hardware is implemented in Verilog HDL. The proposed H.264 MRF ME hardware has 29-72% less energy consumption than an H.264 MRF ME hardware using 5 reference frames for all MBs with a negligible PSNR loss. Therefore, it can be used in consumer electronics products that require real-time video processing or compression with low power consumption.(1)
引用
收藏
页码:1377 / 1383
页数:7
相关论文
共 50 条
[31]   Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC [J].
CHEN YunBi LI ZhengDong GUO Li XIE JinSheng ZHAO Long Department of Electronic Science and TechnologyUniversity of Science and Technology of ChinaHefei China Staff room of Electronic and TechnologyChongqing Communication CollegeChongqing China .
Science China(Information Sciences), 2012, 55 (10) :2234-2242
[32]   Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC [J].
YunBi Chen ;
ZhengDong Li ;
Li Guo ;
JinSheng Xie ;
Long Zhao .
Science China Information Sciences, 2012, 55 :2234-2242
[33]   Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC [J].
Chen YunBi ;
Li ZhengDong ;
Guo Li ;
Xie JinSheng ;
Zhao Long .
SCIENCE CHINA-INFORMATION SCIENCES, 2012, 55 (10) :2234-2242
[34]   Algorithm and Architecture Co-Design of Hardware-Oriented, Modified Diamond Search for Fast Motion Estimation in H.264/AVC [J].
Ndili, Obianuju ;
Ogunfunmi, Tokunbo .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2011, 21 (09) :1214-1227
[35]   HARDWARE IMPLEMENTATION OF FAST BLOCK MATCHING ALGORITHM IN FPGA FOR H.264/AVC [J].
Kthiri, M. ;
Loukil, H. ;
Werda, I. ;
Ben Atitallah, A. ;
Samet, A. ;
Masmoudi, N. .
2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2009, :689-+
[36]   Sub-block Combination Fractional Motion Estimation Algorithms for H.264/AVC [J].
Eun, Hee Kwan ;
Shin, Wang Ho ;
Sunwoo, Myung Hoon .
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, :398-401
[37]   On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC [J].
Roman Kordasiewicz ;
Shahram Shirani .
The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 47 :93-102
[38]   On hardware implementations of DCT and quantization blocks for H.264/AVC [J].
Kordasiewicz, Roman ;
Shirani, Shahram .
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 47 (02) :93-102
[39]   On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC [J].
Roman Kordasiewicz ;
Shahram Shirani .
The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 47 :189-199
[40]   A Novel Hardware Architecture of Deblocking Filter in H.264/AVC [J].
Ayadi, Lella Aicha ;
Dammak, Taheni ;
Loukil, Hassen ;
Masmoudi, Nouri .
14TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL & COMPUTER ENGINEERING STA 2013, 2013, :474-479