共 50 条
[21]
HARDWARE ARCHITECTURE FOR H.264/AVC DEBLOCKING FILTER ALGORITHM
[J].
2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2,
2009,
:683-+
[22]
HARDWARE ARCHITECTURE FOR H.264/AVC INTRA 16X16 FRAME PROCESSING
[J].
2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2,
2009,
:633-+
[24]
Novel data storage for H.264 motion compensation: system architecture and hardware implementation
[J].
EURASIP Journal on Image and Video Processing,
2011
[25]
Hardware Architecture for H.264/AVC INTRA 16X16 Frame Processing
[J].
DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS,
2009,
:82-+
[28]
A Hardware Implementation of the JVT Rate Control for H.264
[J].
2014 22ND TELECOMMUNICATIONS FORUM TELFOR (TELFOR),
2014,
:733-736
[30]
LOW POWER CACHE ALGORITHM AND ARCHITECTURE DESIGN FOR FAST MOTION ESTIMATION IN H.264/AVC ENCODER SYSTEM
[J].
2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PTS 1-3,
2007,
:97-+