A Low Energy Adaptive Hardware for H.264 Multiple Reference Frame Motion Estimation

被引:10
作者
Aysu, Aydin [1 ]
Sayilar, Gokhan [1 ]
Hamzaoglu, Ilker [1 ]
机构
[1] Sabanci Univ, Fac Engn & Nat Sci, TR-34956 Istanbul, Turkey
关键词
H.264; Multiple Reference Frame Motion Estimation; Low Power; Hardware Implementation; FPGA; SELECTION ALGORITHM;
D O I
10.1109/TCE.2011.6018897
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multiple reference frame motion estimation (MRF ME) increases the video coding efficiency at the expense of increased computational complexity and energy consumption. Therefore, in this paper, a low complexity H.264 MRF ME algorithm and a low energy adaptive hardware for its real-time implementation are proposed. The proposed MRF ME algorithm reduces the computational complexity of MRF ME by using a dynamically determined number of reference frames for each Macroblock (MB) and early termination. The proposed H.264 MRF ME hardware is implemented in Verilog HDL. The proposed H.264 MRF ME hardware has 29-72% less energy consumption than an H.264 MRF ME hardware using 5 reference frames for all MBs with a negligible PSNR loss. Therefore, it can be used in consumer electronics products that require real-time video processing or compression with low power consumption.(1)
引用
收藏
页码:1377 / 1383
页数:7
相关论文
共 50 条
[21]   HARDWARE ARCHITECTURE FOR H.264/AVC DEBLOCKING FILTER ALGORITHM [J].
Loukil, H. ;
Ben Atitallah, A. ;
Masmoudi, N. .
2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2009, :683-+
[22]   HARDWARE ARCHITECTURE FOR H.264/AVC INTRA 16X16 FRAME PROCESSING [J].
Loukil, H. ;
Arous, S. ;
Werda, I. ;
Ben Atitallah, A. ;
Kadionik, P. ;
Masmoudi, N. .
2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2009, :633-+
[23]   Novel data storage for H.264 motion compensation: system architecture and hardware implementation [J].
Matei, Elena ;
van Praet, Christophe ;
Bauwelinck, Johan ;
Cautereels, Paul ;
de Lumley, Edith G. .
EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2011,
[24]   Novel data storage for H.264 motion compensation: system architecture and hardware implementation [J].
Elena Matei ;
Christophe van Praet ;
Johan Bauwelinck ;
Paul Cautereels ;
Edith G de Lumley .
EURASIP Journal on Image and Video Processing, 2011
[25]   Hardware Architecture for H.264/AVC INTRA 16X16 Frame Processing [J].
Loukil, H. ;
Arous, S. ;
Atitallah, A. Ben ;
Kadionik, P. ;
Masmoudi, N. .
DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, :82-+
[26]   A SURVEY OF ALGORITHMS AND ARCHITECTURES FOR H.264 SUB-PIXEL MOTION ESTIMATION [J].
Fatemi, Mohammad Reza Hosseiny ;
Ates, Hasan F. ;
Salleh, Rosli .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2012, 21 (03)
[27]   Efficient motion estimation for h.264 codec by using effective scan ordering [J].
Park, Jeongae ;
Yoon, Misun ;
Shin, Hyunchul .
IEICE TRANSACTIONS ON COMMUNICATIONS, 2007, E90B (07) :1839-1843
[28]   A Hardware Implementation of the JVT Rate Control for H.264 [J].
Kefalas, Nikolaos ;
Theodoridis, George .
2014 22ND TELECOMMUNICATIONS FORUM TELFOR (TELFOR), 2014, :733-736
[29]   Reliable tracking algorithm for multiple reference frame motion estimation [J].
Lee, Tsz-Kwan ;
Chan, Yui-Lam ;
Fu, Chang-Hong ;
Siu, Wan-Chi .
JOURNAL OF ELECTRONIC IMAGING, 2011, 20 (03)
[30]   LOW POWER CACHE ALGORITHM AND ARCHITECTURE DESIGN FOR FAST MOTION ESTIMATION IN H.264/AVC ENCODER SYSTEM [J].
Tsai, Chuan-Yung ;
Chung, Chen-Han ;
Chen, Yu-Han ;
Chen, Tung-Chien ;
Chen, Liang-Gee .
2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PTS 1-3, 2007, :97-+