Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm

被引:1
|
作者
Han, Yiding [1 ]
Chakraborty, Koushik [1 ]
Roy, Sanghamitra [1 ]
Kuntamukkala, Vilasita [1 ]
机构
[1] Utah State Univ, Dept Elect & Comp Engn, Logan, UT 84322 USA
关键词
Algorithms; Design; Parallel CAD; floorplanning; GPU;
D O I
10.1145/1970353.1970356
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, we propose a novel floorplanning algorithm for GPUs. Floorplanning is an inherently sequential algorithm, far from the typical programs suitable for Single-Instruction Multiple-Thread (SIMT)-style concurrency in a GPU. We propose a fundamentally different approach of exploring the floorplan solution space, where we evaluate concurrent moves on a given floorplan. We illustrate several performance optimization techniques for this algorithm in GPUs. To improve the solution quality, we present a comprehensive exploration of the design space, including various techniques to adapt the annealing approach in a GPU. Compared to the sequential algorithm, our techniques achieve 6-188X speedup for a range of MCNC and GSRC benchmarks, while delivering comparable or better solution quality.
引用
收藏
页数:21
相关论文
共 50 条
  • [1] Throughput-optimized implementations of QUAD
    Hamlet, Jason R.
    Brocato, Robert W.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2015, 5 (04) : 245 - 254
  • [2] Design of throughput-optimized arrays from recurrence abstractions
    Jacob, Arpith C.
    Buhler, Jeremy D.
    Chamberlain, Roger D.
    21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
  • [3] An Approach of Feed-Forward Neural Network Throughput-Optimized Implementation in FPGA
    Novickis, Rihards
    Justs, Daniels Janis
    Ozols, Kaspars
    Greitans, Modris
    ELECTRONICS, 2020, 9 (12) : 1 - 16
  • [4] Design Space Exploration of throughput-optimized arrays from recurrence abstractions
    Jacob, Arpith C.
    Buhler, Jeremy D.
    Chamberlain, Roger D.
    FPGA 10, 2010, : 286 - 287
  • [5] A THROUGHPUT-OPTIMIZED COMPONENT CARRIER SELECTION ALGORITHM FOR LTE-ADVANCED SYSTEMS
    Gao, Songtao
    Tian, Hui
    Zhu, Jianchi
    Chen, Lan
    She, Xiaoming
    PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND APPLICATION, ICCTA2011, 2011, : 218 - 222
  • [6] ELSA: A Throughput-Optimized Design of an LSTM Accelerator for Energy-Constrained Devices
    Azari, Elham
    Vrudhula, Sarma
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2020, 19 (01)
  • [7] Throughput-Optimized Implementation of Isogeny-based Cryptography on Vectorized ARM SVE Processor
    Ren, Pengchang
    Suda, Reiji
    Suppakitpaisarn, Vorapong
    2022 TENTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING, CANDAR, 2022, : 165 - 171
  • [8] A THROUGHPUT-OPTIMIZED OPTICAL NETWORK FOR DATA-INTENSIVE COMPUTING
    Schares, Laurent
    Lee, Benjamin G.
    Checconi, Fabio
    Budd, Russell
    Rylyakov, Alexander
    Dupuis, Nicolas
    Petrini, Fabrizio
    Schow, Clint L.
    Fuentes, Pablo
    Mattes, Oliver
    Minkenberg, Cyriel
    IEEE MICRO, 2014, 34 (05) : 52 - 63
  • [9] Throughput-Optimized FPGA Accelerator for Deep Convolutional Neural Networks
    Liu, Zhiqiang
    Dou, Yong
    Jiang, Jingfei
    Xu, Jinwei
    Li, Shijie
    Zhou, Yongmei
    Xu, Yingnan
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2017, 10 (03)
  • [10] Estimation of distribution-based multiobjective design space exploration for energy and throughput-optimized MPSoCs
    Murad, Maryam
    Hussain, Ishfaq
    Ahmad, Ayaz
    Qadri, Muhammad Yasir
    Qadri, Nadia N.
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2020, 28 (01) : 540 - 555