Parameter optimization tool for enhancing on-chip network performance

被引：0
|
作者：
Riihimäki, J [1 ]
Salminen, E [1 ]
Kuusilinna, K [1 ]
Hämäläinen, T [1 ]
机构：
[1] Tampere Univ Technol, Inst Digital & Comp Syst, FIN-33720 Tampere, Finland
来源：
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present a tool to be used in the optimization of interconnection parameters in order to achieve optimal performance and implementation with minimal costs. The optimization tool uses an iterative algorithm to optimize the interconnection parameters, such as data width, priorities, and the time an agent can reserve the interconnection, to fulfill the given constraints. In the used test case, the required area decreased 50% while 85% of the original bandwidth was obtained. This was due to improved arbitration process.
引用
收藏
页码：61 / 64
页数：4
相关论文
共 50 条
  • [1] Delay Optimization of Center Network Cache and Performance Simulation of On-chip Network Communication
    Zhu, Huan
    Le, Zhiqiang
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON AUTOMATION, MECHANICAL CONTROL AND COMPUTATIONAL ENGINEERING, 2015, 124 : 876 - 881
  • [2] Optimization Models for Three On-Chip Network Problems
    Vaish, Nilay
    Ferris, Michael C.
    Wood, David A.
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 13 (03)
  • [3] A modeling tool for simulating and design of on-chip network systems
    Khan, Gul N.
    Dumitriu, Victor
    MICROPROCESSORS AND MICROSYSTEMS, 2010, 34 (2-4) : 84 - 95
  • [4] Performance Evaluation of Butterfly on-Chip Network for MPSoCs
    Arjomand, Mohammad
    Sarbazi-Azad, Hamid
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 296 - 299
  • [5] A novel design methodology of the on-chip power distribution network enhancing the performance and suppressing EMI of the SoC
    Tohya, Hirokazu
    Toya, Noritaka
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 889 - 892
  • [6] AQUAIA: A CAD tool for on-chip interconnect modeling, analysis, and optimization
    Elfadel, IM
    Anand, MB
    Deutsch, A
    Adekanmbi, O
    Angyal, M
    Smith, H
    Rubin, B
    Kopcsay, G
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2002, : 337 - 340
  • [7] Performance Optimization for On-Chip Sensors to Detect Recycled ICs
    Shakya, Bicky
    Guin, Ujjwal
    Tehranipoor, Mark
    Forte, Domenic
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 289 - 295
  • [8] Parameter optimization of an on-chip voltage reference circuit using evolutionary programming
    Nam, D
    Seo, YD
    Park, LJ
    Park, CH
    Kim, B
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2001, 5 (04) : 414 - 421
  • [9] Modeling and optimization of on-chip spiral inductor in S-parameter domain
    Okada, K
    Hoshino, H
    Onodera, H
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 153 - 156
  • [10] Performance Sensitivity of NUCA Caches to On-Chip Network Parameters
    Bardine, Alessandro
    Comparetti, Manuel
    Foglia, Pierfrancesco
    Gabrielli, Gacomo
    Prete, Cosimo A.
    20TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2008, : 167 - 174
12345