Carbon nanotube bumps for LSI interconnect

被引：0

作者：

Soga, Ikuo ^{[1
,2
]}

Kondo, Daiyu ^{[1
,2
]}

Yamaguchi, Yoshitaka ^{[1
,2
]}

Twai, Taisuke ^{[1
,2
]}

Mizukoshi, Masataka ^{[1
,2
]}

Awano, Yuji ^{[1
,2
]}

Yube, Kunio ^{[3
]}

Fujii, Takashi ^{[3
]}

机构：

[1] Fujitsu Labs Ltd, Nanotechnol Res Ctr, 10-1 Morinosato Wakamiya, Atsugi, Kanagawa 2430197, Japan

[2] Fujitsu Ltd, Atsugi, Kanagawa 2430197, Japan

[3] Mitsubishi Gas Chem Co Inc, Tokyo 1250051, Japan

来源：

58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS | 2008年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

We demonstrate, for the first time, carbon nanotube (CNT) flip chip bumps for LSI modules. The CNT bump is composed of a bundle of multi-walled CNTs. Resilient and flexible CNT bumps make flip chip LSI modules resistant to thermal stress. Furthermore, CNT bumps have a low electrical resistance and robustness over electromigration. In the experiment, the CNT bumps were used to connect a test evaluation group (TEG) chip and a host substrate, and their electrical resistance was evaluated. We found that the electrical contacts of CNT bumps with the chip and the substrate are important. For a good electrical contact, the CNT bumps were coated with gold and fixed to the chip and substrate. The resultant CNT bump with a diameter of 170 mu m and a height of 100 mu m exhibited a low resistance of 2.3 Omega. We then evaluated the flexibility of CNT bumps by pressing the TEG chip and measuring the displacement. The displacement between the TEG chip and host substrate was 10-20 % of the bump height, demonstrating an excellent flexibility.

引用

页码：1390 / +

页数：3

共 50 条

[31] Reliability evaluation of carbon nanotube interconnect in a silicon CMOS environment
Chai, Yang
Zhang, Min
Gong, Jingfeng
Chan, Philip C. H.
2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 467 - 471
[32] Development of carbon nanotube bumps for ultra fine pitch flip chip interconnection
Wang, Teng
Jonsson, Martin
Campbell, Eleanor E. B.
Liu, Johan
ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 892 - +
[33] Flip-chip Interconnects Based on Solution Deposited Carbon Nanotube Bumps
Xu, Pingye
Hamilton, Michael C.
2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 147 - 149
[34] Electrical Properties of Flexible Vertically aligned Carbon Nanotube Bumps under Compression
Fujino, Masahisa
Terasaka, Hidenori
Suga, Tadatomo
Soga, Ikuo
Kondo, Daiyu
Ishizuki, Yoshikatsu
Iwai, Taisuke
2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
[35] Impact of Cu local interconnect on LSI performance
Nagano, T
Kimura, S
Onuki, J
MATERIALS TRANSACTIONS, 2002, 43 (07) : 1574 - 1576
[36] Crosstalk Effect and delay Comparison Between a Mixed Carbon Nanotube Interconnect Structure and a Cu Wire Interconnect
Loumi, Ayoub
Ghammaz, Abdelilah
Hassan, Belahrach
2019 7TH MEDITERRANEAN CONGRESS OF TELECOMMUNICATIONS (CMT 2019), 2019,
[37] Investigating the Impact of Carbon Nanotube-Based Driver Transistors on the Performance of Single-Walled Carbon Nanotube Interconnect
Ragheb, Tamer
Nieuwoudt, Arthur
Massoud, Yehia
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 866 - 869
[38] Determining the optimal contact length for a metal/multiwalled carbon nanotube interconnect
Lan, Chun
Zakharov, Dmitri N.
Reifenberger, Ronald G.
APPLIED PHYSICS LETTERS, 2008, 92 (21)
[39] Predicting the performance and reliability of carbon nanotube bundles for on-chip interconnect
Nieuwoudt, Arthur
Mondal, Mosin
Massoud, Yehia
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 708 - +
[40] Three Dimensional Interconnect using Au and Pillar Bumps
Wu, Fei-Jain
Ho, Lung-Hua
Kuo, Chih-Ming
Tu, Chia-Jung
Hsieh, Chin-Tang
Ni, Chih-Hsien
Chang, Shih-Chieh
Wu, Chuan-Yu
Huang, Hui-Yu
Lin, Kung-An
Hsu, You-Ming
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1933 - 1939

← 1 2 3 4 5 →