Carbon nanotube bumps for LSI interconnect

被引：0

作者：

Soga, Ikuo ^{[1
,2
]}

Kondo, Daiyu ^{[1
,2
]}

Yamaguchi, Yoshitaka ^{[1
,2
]}

Twai, Taisuke ^{[1
,2
]}

Mizukoshi, Masataka ^{[1
,2
]}

Awano, Yuji ^{[1
,2
]}

Yube, Kunio ^{[3
]}

Fujii, Takashi ^{[3
]}

机构：

[1] Fujitsu Labs Ltd, Nanotechnol Res Ctr, 10-1 Morinosato Wakamiya, Atsugi, Kanagawa 2430197, Japan

[2] Fujitsu Ltd, Atsugi, Kanagawa 2430197, Japan

[3] Mitsubishi Gas Chem Co Inc, Tokyo 1250051, Japan

来源：

58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS | 2008年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

We demonstrate, for the first time, carbon nanotube (CNT) flip chip bumps for LSI modules. The CNT bump is composed of a bundle of multi-walled CNTs. Resilient and flexible CNT bumps make flip chip LSI modules resistant to thermal stress. Furthermore, CNT bumps have a low electrical resistance and robustness over electromigration. In the experiment, the CNT bumps were used to connect a test evaluation group (TEG) chip and a host substrate, and their electrical resistance was evaluated. We found that the electrical contacts of CNT bumps with the chip and the substrate are important. For a good electrical contact, the CNT bumps were coated with gold and fixed to the chip and substrate. The resultant CNT bump with a diameter of 170 mu m and a height of 100 mu m exhibited a low resistance of 2.3 Omega. We then evaluated the flexibility of CNT bumps by pressing the TEG chip and measuring the displacement. The displacement between the TEG chip and host substrate was 10-20 % of the bump height, demonstrating an excellent flexibility.

引用

页码：1390 / +

页数：3

共 50 条

[21] Flip Chip Based on Carbon Nanotube-Carbon Nanotube Interconnected Bumps for High-Frequency Applications
Brun, Christophe
Yap, Chin Chong
Tan, Dunlin
Bila, Stephane
Pacchini, Sebastien
Baillargeat, Dominique
Tay, Beng Kang
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (04) : 609 - 615
[22] LSI Logic to embed carbon nanotube memory in mainstream products
不详
SOLID STATE TECHNOLOGY, 2005, 48 (10) : 16 - 16
[23] Behaviors of Flexible Vertically aligned Carbon Nanotube Bumps under Compression
Fujino, Masahisa
Terasaka, Hidenori
Suga, Tadatomo
Soga, Ikuo
Kondo, Daiyu
Ishizuki, Yoshikatsu
Iwai, Taisuke
2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2012,
[24] Assessing carbon nanotube bundle interconnect for future FPGA architectures
Eachempati, Soumya
Nieuwoudt, Arthur
Gayasen, Aman
Vijaykrishnan, N.
Massoud, Yehia
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 307 - +
[25] Carbon Nanotube Contact Plug on Silicide for CMOS Compatible Interconnect
Li, Suwen
Raju, Salahuddin
Zhou, Changjian
Chan, Mansun
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (06) : 793 - 796
[26] The Partition Algorithm for interconnect analysis in carbon nanotube based ASICs
Zhang, Xi
Luo, Rong
2010 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC 2010), 2010, : 837 - 840
[27] Pursuit of Future Interconnect Technology with Aligned Carbon Nanotube Arrays
Chai, Yang
Sun, Minghui
Xiao, Zhiyong
Li, Yuan
Zhang, Min
Chan, Philip C. H.
IEEE NANOTECHNOLOGY MAGAZINE, 2011, 5 (01) : 22 - 24
[28] On the impact of process variations for carbon nanotube bundles for VLSI interconnect
Nieuwoudt, Arthur
Massoud, Yehia
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 446 - 455
[29] Conduction regime in innovative carbon nanotube via interconnect architectures
Coiffic, J. C.
Fayolle, M.
Maitrejean, S.
Torres, L. E. F. Foa
Le Poche, H.
APPLIED PHYSICS LETTERS, 2007, 91 (25)
[30] Copper/carbon nanotube composite interconnect for enhanced electromigration resistance
Chai, Yang
Chan, Philip C. H.
Fu, Yunyi
Chuang, Y. C.
Liu, C. Y.
58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 412 - +

← 1 2 3 4 5 →