Analysis and Fabrication of an LDMOS With High-Permittivity Dielectric

被引:67
作者
Li, Junhong [1 ]
Li, Ping [1 ]
Huo, Weirong [1 ]
Zhang, Guojun [1 ]
Zhai, Yahong [1 ]
Chen, Xingbi [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
关键词
Field plate (FP); high permittivity (HK); lateral double-diffusion MOSFET (LDMOS); potential distribution; FIELD PLATE EDGE; BREAKDOWN VOLTAGE; DESIGN; JUNCTION;
D O I
10.1109/LED.2011.2158383
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A lateral double-diffusion MOSFET with a uniform high-permittivity (HK) dielectric field plate (FP) is manufactured and presented in this letter. The HK dielectric FP is capable of cutting both electric peak fields at the channel p-n junction and the edge of FP, providing higher breakdown voltage (BV) based on a novel mechanism. The Pb(Zr(0.53), Ti(0.47)) O(3) (PZT) is taken as the HK dielectric material for its large preanneal permittivity. The test results indicate that, based on two identical devices except for the dielectric material, the BV of the one with PZT FP is more than three times of that of the counterpart with a SiO(2) dielectric, approximately 350 and 100 V, respectively.
引用
收藏
页码:1266 / 1268
页数:3
相关论文
共 7 条
[1]  
Chen XB, 2005, U.S. Patent, Patent No. [6936907B2, 6936907]
[2]   Design curves of breakdown voltage at field plate edge and effect of interface charge [J].
Chung, SK ;
Han, SY .
MICROELECTRONICS JOURNAL, 2002, 33 (5-6) :399-402
[3]   2-DIMENSIONAL ANALYSIS AND DESIGN CONSIDERATIONS OF HIGH-VOLTAGE PLANAR JUNCTIONS EQUIPPED WITH FIELD PLATE AND GUARD RING [J].
GOUD, CB ;
BHAT, KN .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (06) :1497-1504
[4]   A semi-theoretical relationship between the breakdown voltage of field plate edge and field plate design in planar P-N junction terminated with finite field plate [J].
He, J ;
Zhang, X .
MICROELECTRONICS JOURNAL, 2001, 32 (09) :763-767
[5]   RELATION BETWEEN OXIDE THICKNESS AND THE BREAKDOWN VOLTAGE OF A PLANAR JUNCTION WITH FIELD RELIEF ELECTRODE [J].
ONEIL, VP ;
ALONAS, PG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (07) :1098-1100
[6]   DEEP-DEPLETION BREAKDOWN VOLTAGE OF SILICON-DIOXIDE SILICON MOS CAPACITORS [J].
RUSU, A ;
BULUCEA, C .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (03) :201-205
[7]   Optimum design of the field plate in the cylindrical p+n junction:: Analytical approach [J].
Yang, K ;
Byeon, DS ;
Han, MK ;
Choi, YI .
SOLID-STATE ELECTRONICS, 1998, 42 (09) :1651-1655