Analytic investigation on the threshold voltage of fully-depleted surrounding-gate metal-oxide-semiconductor field-effect transistors

被引:7
作者
Hu, Guang-Xi [1 ]
Liu, Ran
Tang, Ting-Ao
Wang, Ling-Li
机构
[1] Fudan Univ, Applicat Specif Integrated Circuit & Syst State K, Shanghai 200433, Peoples R China
关键词
MOSFETs; semiconductor devices; transistors;
D O I
10.3938/jkps.52.1909
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Analytic solutions for the surrounding-gate (SG) metal-oxide-semiconductor field-effect transistor (MOSFET) are obtained by solving Poisson's equation. The analytic expressions for the electric potential and the threshold voltage are obtained by taking into account the short-channel effects. Our analytic results fit with other numerical and simulated results quite well. The analytic expressions will be of great help in ultralarge-scale integrated-circuit (ULSI) design.
引用
收藏
页码:1909 / 1912
页数:4
相关论文
共 17 条
  • [1] Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's
    Auth, CP
    Plummer, JD
    [J]. IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) : 74 - 76
  • [2] Endoh T, 1997, IEICE T ELECTRON, VE80C, P905
  • [3] Endoh T, 1997, IEICE T ELECTRON, VE80C, P911
  • [4] Single, double and surround gate vertical MOSFETs with reduced parasitic capacitance
    Gili, E
    Kunz, VD
    de Groot, CH
    Uchino, T
    Ashburn, P
    Donaghy, DC
    Hall, S
    Wang, Y
    Hemment, PLF
    [J]. SOLID-STATE ELECTRONICS, 2004, 48 (04) : 511 - 519
  • [5] Hu GX, 2006, J KOREAN PHYS SOC, V49, P642
  • [6] A silicon quantum wire transistor with one-dimensional subband effects
    Je, M
    Han, S
    Kim, I
    Shin, H
    [J]. SOLID-STATE ELECTRONICS, 2000, 44 (12) : 2207 - 2212
  • [7] Continuous analytic I-V model for surrounding-gate MOSFETs
    Jiménez, D
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    Roig, J
    Flores, D
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (08) : 571 - 573
  • [8] Modeling of nanoscale gate-all-around MOSFETs
    Jiménez, D
    Sáenz, JJ
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 314 - 316
  • [9] Double-gate CMOS: Symmetrical-versus asymmetrical-gate devices
    Kim, K
    Fossum, JG
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (02) : 294 - 299
  • [10] Analytical model for threshold voltage and I-V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET
    Kranti, A
    Haldar, S
    Gupta, RS
    [J]. MICROELECTRONIC ENGINEERING, 2001, 56 (3-4) : 241 - 259