An enhanced cost-aware mapping algorithm based on improved shuffled frog leaping in network on chips

被引:8
作者
Boroumand, Bahador [1 ]
Yaghoubi, Elham [1 ,2 ]
Barekatain, Behrang [1 ,2 ]
机构
[1] Islamic Azad Univ, Najafabad Branch, Fac Comp Engn, Najafabad, Iran
[2] Islamic Azad Univ, Najafabad Branch, Big Data Res Ctr, Najafabad, Iran
关键词
Network on chip (NoC); System on chip (SoC); Application mapping; Improved shuffled frog leaping algorithm (ISFL); Communication cost;
D O I
10.1007/s11227-020-03271-5
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network on chip (NoC) has been of great interest in recent years. However, according to the recent studies, high communication cost has been raised as the one most important challenges in mapping process in NoC. In order to address these issues, this research takes the advantages of the improved shuffled frog leaping based on two-dimensional torus networks in figure of an enhanced algorithm. In other words, using the proposed mapping category features, increase in the number of nodes has very little effect on the provided performance by the proposed algorithm, because it first improves the write cost of each cluster with less instead of high communication cost. Moreover, nodes having greater relevance in the graph of application are often adjacent to each other. Therefore, while the communication cost is reduced, the search space mapping gets larger which leads to easier and less costly access to the optimal mapping. In fact, between two nodes with higher weight, it is less distance to write in the network substrate. This reduction reduces the distance between the two nodes in the end, reducing the cost of communication. Simulation results show that the communication cost is improved by 3.62, 0.90, 0.72 and 1.35% compared to PSMAP algorithm for the 263dec mp3dec graph, Lmap algorithm for the 263enc mp3dec graph, Lmap algorithm for the MWD graph and PSMAP algorithm for MPEG-4 graph, respectively.
引用
收藏
页码:498 / 522
页数:25
相关论文
共 25 条
[11]   Spiral: A heuristic mapping algorithm for network on chip [J].
Mehran, Armin ;
Saeidi, Samira ;
Khademzadeh, Ahmad ;
Afzali-Kusha, Ali .
IEICE ELECTRONICS EXPRESS, 2007, 4 (15) :478-484
[12]   Bandwidth-constrained mapping of cores onto NoC architectures [J].
Murali, S ;
De Micheli, G .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :896-901
[13]   Performance evaluation and design trade-offs for network-on-chip interconnect architectures [J].
Pande, PP ;
Grecu, C ;
Jones, M ;
Ivanov, A ;
Saleh, R .
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (08) :1025-1040
[14]  
Plosila, 2010, 2010 IEEE 26 CONV EL, P000540
[15]  
Raghunathan V, 2003, DES AUT CON, P900
[16]   Elixir: A new bandwidth-constrained mapping for Networks-on-chip [J].
Reshadi, Midia ;
Khademzadeh, Ahmad ;
Reza, Akram .
IEICE ELECTRONICS EXPRESS, 2010, 7 (02) :73-79
[17]   A Constructive Heuristic for Application Mapping onto Mesh Based Network-on-Chip [J].
Sahu, Pradip Kumar ;
Manna, Kanchan ;
Shah, Tapan ;
Chattopadhyay, Santanu .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (08)
[18]   Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization [J].
Sahu, Pradip Kumar ;
Shah, Tapan ;
Manna, Kanchan ;
Chattopadhyay, Santanu .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) :300-312
[19]   A survey on application mapping strategies for Network-on-Chip design [J].
Sahu, Pradip Kumar ;
Chattopadhyay, Santanu .
JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (01) :60-76
[20]   Application Mapping onto Mesh Structured Network-on-Chip using Particle Swarm Optimization [J].
Sahu, Pradip Kumar ;
Venkatesh, Putta ;
Gollapalli, Sunilraju ;
Chattopadhyay, Santanu .
2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, :335-336