An enhanced cost-aware mapping algorithm based on improved shuffled frog leaping in network on chips

被引:8
作者
Boroumand, Bahador [1 ]
Yaghoubi, Elham [1 ,2 ]
Barekatain, Behrang [1 ,2 ]
机构
[1] Islamic Azad Univ, Najafabad Branch, Fac Comp Engn, Najafabad, Iran
[2] Islamic Azad Univ, Najafabad Branch, Big Data Res Ctr, Najafabad, Iran
关键词
Network on chip (NoC); System on chip (SoC); Application mapping; Improved shuffled frog leaping algorithm (ISFL); Communication cost;
D O I
10.1007/s11227-020-03271-5
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network on chip (NoC) has been of great interest in recent years. However, according to the recent studies, high communication cost has been raised as the one most important challenges in mapping process in NoC. In order to address these issues, this research takes the advantages of the improved shuffled frog leaping based on two-dimensional torus networks in figure of an enhanced algorithm. In other words, using the proposed mapping category features, increase in the number of nodes has very little effect on the provided performance by the proposed algorithm, because it first improves the write cost of each cluster with less instead of high communication cost. Moreover, nodes having greater relevance in the graph of application are often adjacent to each other. Therefore, while the communication cost is reduced, the search space mapping gets larger which leads to easier and less costly access to the optimal mapping. In fact, between two nodes with higher weight, it is less distance to write in the network substrate. This reduction reduces the distance between the two nodes in the end, reducing the cost of communication. Simulation results show that the communication cost is improved by 3.62, 0.90, 0.72 and 1.35% compared to PSMAP algorithm for the 263dec mp3dec graph, Lmap algorithm for the 263enc mp3dec graph, Lmap algorithm for the MWD graph and PSMAP algorithm for MPEG-4 graph, respectively.
引用
收藏
页码:498 / 522
页数:25
相关论文
共 25 条
[1]  
Alagarsamy A, 2016, INT SYM VLSI DES TES
[2]   Shuffled frog-leaping algorithm: a memetic meta-heuristic for discrete optimization [J].
Eusuff, M ;
Lansey, K ;
Pasha, F .
ENGINEERING OPTIMIZATION, 2006, 38 (02) :129-154
[3]  
Huang LT, 2018, ASIA S PACIF DES AUT, P147, DOI 10.1109/ASPDAC.2018.8297297
[4]   Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip [J].
Janidarmian, Majid ;
Khademzadeh, Ahmad ;
Tavanpour, Misagh .
IEICE ELECTRONICS EXPRESS, 2009, 6 (01) :1-7
[5]   Testing aware dynamic mapping for path-centric network-on-chip test [J].
Jiang, Shuyan ;
Wu, Qiong ;
Chen, Shuyu ;
Zhan, Junkai ;
Wang, Junshi ;
Ebrahimi, Masoumeh ;
Huang, Letian .
INTEGRATION-THE VLSI JOURNAL, 2019, 67 :134-143
[6]   A survey on fault-tolerant application mapping techniques for Network-on-Chip [J].
Kadri, Nassima ;
Koudil, Mouloud .
JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 92 :39-52
[7]  
Keley M, 2019, INT ARAB J INF TECHN, V16, P312
[8]  
Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
[9]   Improved Shuffled Frog Leaping Algorithm and its multi-phase model for multi-depot vehicle routing problem [J].
Luo, Jianping ;
Chen, Min-Rong .
EXPERT SYSTEMS WITH APPLICATIONS, 2014, 41 (05) :2535-2545
[10]   Dynamic task mapping for Network-on-Chip based systems [J].
Maqsood, Tahir ;
Ali, Sabeen ;
Malik, Saif U. R. ;
Madani, Sajjad A. .
JOURNAL OF SYSTEMS ARCHITECTURE, 2015, 61 (07) :293-306