共 25 条
[1]
Alagarsamy A, 2016, INT SYM VLSI DES TES
[3]
Huang LT, 2018, ASIA S PACIF DES AUT, P147, DOI 10.1109/ASPDAC.2018.8297297
[4]
Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip
[J].
IEICE ELECTRONICS EXPRESS,
2009, 6 (01)
:1-7
[7]
Keley M, 2019, INT ARAB J INF TECHN, V16, P312
[8]
Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885