Error diagnosis of sequential circuits using region-based model

被引:2
作者
D'Souza, AL [1 ]
Hsiao, MS
机构
[1] Univ Chicago, Grad Sch Business, Chicago, IL 60637 USA
[2] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2005年 / 21卷 / 02期
关键词
diagnosis; non-enumerative; sequential; region-based;
D O I
10.1007/s10836-005-6141-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Algorithms to locate multiple design errors using region-based model are studied for both combinational and sequential circuits. The model takes locality aspect of errors and is based on a 3-value, non-enumerative analysis technique. Studies show the effectiveness of the region based model for single and multiple stuck faults and gate connection errors. For sequential circuits, we try to locate the time frame at which the error was first excited, by re-simulating as few vectors as possible preceding the erroneous vector in a fully initialized circuit to carry out the diagnosis. Experimental results on benchmark circuits are used to demonstrate rapid and accurate locating of multiple errors.
引用
收藏
页码:115 / 126
页数:12
相关论文
共 19 条
[1]   LOGIC DESIGN VERIFICATION VIA TEST-GENERATION [J].
ABADIR, MS ;
FERGUSON, J ;
KIRKLAND, TE .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) :138-148
[2]  
ABRAMOVICI M, 1990, DIGITAL SYSTEM TESTI
[3]   Modeling the unknown! Towards model-independent fault and error diagnosis [J].
Boppana, V ;
Fujita, M .
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :1094-1101
[4]  
BOPPANA V, 1999, P DES AUT C, P100
[5]  
CHUNG PY, 1993, P DES AUT C JUN, P503
[6]   Error diagnosis of sequential circuits using region-based model [J].
D'Souza, AL ;
Hsiao, MS .
VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, :103-108
[7]  
DSOUZA AL, 2001, IN PRESS P ANN SYST
[8]   Sequential circuit test generation using dynamic state traversal [J].
Hsiao, MS ;
Rudnick, EM ;
Patel, JH .
EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, :22-28
[9]   ErrorTracer: Design error diagnosis based on fault simulation techniques [J].
Huang, SY ;
Cheng, KT .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) :1341-1352
[10]  
Jain A., 2000, Proceedings 18th IEEE VLSI Test Symposium, P263, DOI 10.1109/VTEST.2000.843854