Efficient Execution of Kahn Process Networks on Multi-Processor Systems Using Protothreads and Windowed FIFOs

被引:26
作者
Haid, Wolfgang [1 ]
Schor, Lars [1 ]
Huang, Kai [1 ]
Bacivarov, Iuliana [1 ]
Thiele, Lothar [1 ]
机构
[1] ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland
来源
2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA | 2009年
关键词
DESIGN;
D O I
10.1109/ESTMED.2009.5336828
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
As single-processor systems are ceasing to scale effectively, multi-processor systems are becoming more and more popular. While there are many challenges of designing multi-processor systems in hardware, writing efficient parallel applications that utilize the computing capability of multiple processors may reveal to be even more challenging. In this paper, we introduce a framework that allows to efficiently execute applications expressed as Kahn process networks on multiprocessor systems using protothreads and windowed FIFOs. We show that application developers can use this framework to achieve considerable speed-ups on the Cell Broadband Engine without needing to write architecture-specific code.
引用
收藏
页码:35 / 44
页数:10
相关论文
共 31 条
[21]   C-HEAP:: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems [J].
Nieuwland, A ;
Kang, J ;
Gangwal, OP ;
Sethuraman, R ;
Busá, N ;
Goossens, K ;
Llopis, RP ;
Lippens, P .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2002, 7 (03) :233-270
[22]   Systematic and automated multiprocessor system design, programming, and implementation [J].
Nikolov, Hristo ;
Stefanov, Todor ;
Deprettere, Ed .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (03) :542-555
[23]  
PAKIN S, 2008, P IEEE INT S PAR DIS, P1
[24]   Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia [J].
Paulin, Pierre G. ;
Pilkington, Chuck ;
Langevin, Michel ;
Bensoudane, Essaid ;
Lyonnard, Damien ;
Benny, Olivier ;
Lavigueur, Bruno ;
Lo, David ;
Beltrame, Giovanni ;
Gagne, Vincent ;
Nicolescu, Gabriela .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (07) :667-680
[25]   A systematic approach to exploring embedded system architectures at multiple abstraction levels [J].
Pimentel, AD ;
Erbas, C ;
Polstra, S .
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (02) :99-112
[26]   Cellflow: a Parallel Application Development Environment with Run-Time Support for the Cell BE Processor [J].
Ruggiero, Martino ;
Lombardi, Michele ;
Milano, Michela ;
Benini, Luca .
11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, :645-650
[27]   Mapping applications to tiled multiprocessor embedded systems [J].
Thiele, Lothar ;
Bacivarov, Luliana ;
Haid, Wolfgang ;
Huang, Kai .
SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, :29-+
[28]  
Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
[29]  
van der Wolf P, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P206
[30]  
VASUDEVAN N, 2009, P ACM S APPL COMP SA, P1626